@Book{gerez_vlsida99,
  author = 	 {Sabih H. Gerez},
  title = 	 {Alagorithms for VLSI Design Automation},
  publisher = 	 {John Wiley \& Son Ltd},
  year = 	 {1999}
}
@Article{sw_activity_trcad97,
  author={Jos\'e Monteiro and Srinivas Devadas and Abhijit Gosh and Kurt Keutzer and Jacob White},
  title={Estimation of Average Switching Activity in Combinational Logic Circuits Using Symbolic Simulation},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  vol=16,
  number=1,
  year=1997,
  pages=121--127
}

@InProceedings{dagon_dac87,
  author={Kurt Keutzer},
  title={DAGON: Technology Binding and Local Optimization by DAG Matching},
  booktitle={Proceedings of the 24th ACM/IEEE Design Automation Conference (DAC)},
  year=1987,
  pages={341--347}
}
@Article{flowmap_trcad94,
  author = 	 {Jason Cong and Yuzheng Ding},
  title = 	 {FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs},
  journal = 	 {IEEE Transactions on Computer-Aided Design},
  year = 	 1994,
  volume =	 13,
  number =	 1,
  month =	 {January},
  pages =	 {1-12}
}
@INPROCEEDINGS{fmpart_dac92,
	AUTHOR = {C. M. Fiduccia and R. M. Mattheyses},
	TITLE = {A Linear Time Heuristic for Improving Network Partitions},
	BOOKTITLE = {Proceedings of the 19th Design Automation Conference},
	YEAR = {1982},
	PAGES = {175-181}
}
@Article{hall_quadratic_placement_ms70,
  author = 	 {Kenneth M. Hall},
  title = 	 {An $r$-dimensional Quadratic Placement Algorithm},
  journal = 	 {Managment Science},
  year = 	 1970,
  volume =	 17,
  number =	 3,
  month =	 {November},
  pages =	 {219--229}
}
@ARTICLE{kirkpatrick_science83,
	AUTHOR = {S. Kirkpatrik and C. D. {Gellatt, Jr.} and M. P. Vecchi},
	TITLE = {Optimization by Simulated Annealing},
	JOURNAL = {Science},
	YEAR = {1983},
	VOLUME = {220},
	NUMBER = {4598},
	PAGES = {671-680},
	MONTH = {May}
}
@InProceedings{map_linplace_iccad97,
  author={Jinan Lou and Amir H. Salek and Massoud Pedram},
  title= {An Exact Solution to Simultaneous Technology Mapping and Linear Placement Problem for Trees},
   booktitle={Proceedings of the 1997 International Conference on
       Computer Aided Design (ICCAD'97)},
   month={November},
   year=1997
}
@Article{intro_schd_dt95,
  author = 	 {Robert Walker and Samit Chaudhuri},
  title = 	 {Introduction to the Scheduling Problem},
  journal = 	 {IEEE Design and Test of Computers},
  year = 	 1995,
  volume =	 12,
  number =	 2,
  pages =	 {60--69},
  month =	 {Summer},
}
@InProceedings{left_edge_daw71,
  author={A. Hashimoto and J. Stevens},
  title={Wire Routing by Optimizing Channel Assignment with Large Apertures},
  booktitle={Proceedings of the 8th Design Automation Workshop},
  pages={155--169},
  year=1971
}
@INPROCEEDINGS{pathfinder_fpga95,
	AUTHOR = {Larry McMurchie and Carl Ebling},
	TITLE = {PathFinder:  A Negotiation-Based Performance-Driven
                  Router for FPGAs},
	YEAR = {1995},
	BOOKTITLE = {Proceedings of the ACM/SIGDA International Symposium on  Field-Programmable Gate Arrays}, 
	ORGANIZATION = {ACM},
	MONTH = {February},
	PAGES = {111--117}

}
@INPROCEEDINGS{leiserson_retime83,
	AUTHOR = {Charles Leiserson and Flavio Rose and James Saxe},
	TITLE = {Optimizing Synchronous Circuitry by Retiming}, 
	BOOKTITLE = {Third Caltech Conference On VLSI},
	YEAR = {1993},
	MONTH = {March}
}
@InProceedings{pan_retime_lut_fpga98,
  author={Peichen Pan and Chih-Chang Lin},
  title={A New Retiming-based Technology Mapping Algorithm for LUT-based FPGAs},
  booktitle={Proceedings of the 1998 International Symposium on Field-Programmable Gate Arrays (FPGA'98)},
  year=1998
  pages={35--42}
}
@book{clr_algorithms90,
  author={Thomas Cormen and Charles Leiserson and Ronald Rivest},
  title={Introduction to Algorithms},
  year=1990,
  publisher={MIT Press}
 }
@Article{lut_area_depth_tr_on_vlsi_systems94,
  author = 	 {Jason Cong and Yuzheng Ding},
  title = 	 {On Area/Depth Trade-Off in LUT-Based FPGA Technology Mapping},
  journal = 	 {IEEE Transactions on VLSI Design},
  year = 	 1994,
  volume =	 2,
  number =	 2,
  month =	 {June},
  pages =	 {137-148}
}
@Book{sait_vlsipda97,
  author =	 {Sadiq Sait and Habib Youssef},
  title = 	 {VLSI Physical Design Automation: Theory and Pracice},
  publisher = 	 {McGraw Hill},
  year = 	 1997
}
@InProceedings{part_place_ispd97,
  author = 	 {D. J. Huang and A. B. Kahng},
  title = 	 {Partitioning-Based Standard-Cell Global Placement with an Exact
     Objective},
  booktitle = 	 {Proceedings of the ACM/IEEE International Symposium on Physical Design},
  pages =	 {18-25},
  year =	 1997,
  month =	 {April}
}
@Article{mrcsbb_aiietr78,
  author = 	 {Joel Stinson and Edward Davis and Basheer Khumawala},
  title = 	 {Multiple Resource--Constrained Scheduling Using Branch and Bound},
  journal = 	 {AIIE Transactions},
  year = 	 1978,
  volume =	 10,
  number =	 3,
  pages =	 {252--259},
  month =	 {September}
}
@Article{intro_schd_dt95,
  author = 	 {Robert Walker and Samit Chaudhuri},
  title = 	 {Introduction to the Scheduling Problem},
  journal = 	 {IEEE Design and Test of Computers},
  year = 	 1995,
  volume =	 12,
  number =	 2,
  pages =	 {60--69},
  month =	 {Summer},
}

@Article{twolevel_overview_intergration94,
  author={Olivier Coudert},
  title={Two-level Logit Minimization:  An Overview},
  journal={Integration, The VLSI Journal},
  volume=17,
  pages={97--140},
  year=1994
  }
@Article{multilevel_synth_procieee90,
  author={Robert Brayton and G. D. Hachtel and Alberto Sangiovanni-Vincentelli},
  title={Multilevel Logic Synthesis},
  journal={Proceedings of the IEEE},
  volume=78,
  number=2,
  pages={264--300},
  month={February},
  year=1990
  }
@ARTICLE{mustang_tcad,
	AUTHOR = {Srinivas Devadas and Hi-Keung Ma and A.R. Newton and Alberto Sangiovanni-Vincentelli},
	TITLE = {MUSTANG:  State Assignment of Finite State Machines Targeting Multilevel Logic Implementations},
	JOURNAL = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	YEAR = {1988},
	VOLUME = {7},
	NUMBER = {12},
	PAGES = {1290-1300},
	MONTH = {December}
}
@InProceedings{pan_retime_lut_dac96,
  author = 	 {Peichen Pan and Chih-Chang Lin},
  title = 	 {Optimal Clock Period FPGA Technology Mapping for Sequential Circuits},
  booktitle = 	 {Proceedings of the 33rd Design Automation Conference (DAC)},
  pages =	 {720--725},
  year =	 1996,
  month =	 {June}
}