


Penn Engineering

ESE




Lecture #15 – Minimal Processor

ESE 1500 – DIGITAL AUDIO BASICS

ESE1500 Spring 2023

Based on slides © 2009–2023 DeHon

1



2

ESE1500 Spring 2023

HOW PROCESS

- ✗ **How do we build a machine to perform these operations?**
 - + From Digital Samples → compressed digital data → Digital Samples
- ✗ **With simple gates and registers**
 - + can build a machine to perform *any* digital computation
 - + ...if we have *enough* of them.

3

3

ESE1500 Spring 2023

ECONOMY AND UNIVERSALITY

- ✗ **What if we only have a small number of gates?**
- ✗ **OR ... how many physical gates do we really need?**
 - + How do we perform computation with minimal hardware?
- ✗ **How do we change the computation performed by our hardware?**

4

4


ESE1500 Spring 2023

LECTURE TOPICS


- ✗ **Setup**
- ✗ **Where are we?**
- ✗ **Review**
- ✗ **Memory**
- ✗ **One-gate processor**
 - + Simplified warm-up of idea and key components
- ✗ **Next Lab**

5


5




6




7




8




9



10



11



12

ESE1500 Spring 2023

PRECLASS 1

- × **What Function?**
 - + $o1 = a \& b \mid b \& c \mid a \& c;$
 - + $o2 = a \wedge b \wedge c;$
- × **How many gates?**

13

13

ESE1500 Spring 2023

PRECLASS 1 IN GATES

14

14

ESE1500 Spring 2023

MEMORY

15

15

ESE1500 Spring 2023

RANDOM ACCESS MEMORY (RAM)

- × **A Memory:**
 - + Series of locations (slots)
 - + Can write values a slot (specified by address, WA)
 - + Read values from (by address, RA)
 - + Return last value written

Notation:
slash on wire
means multiple bits wide

16

16

ESE1500 Spring 2023

KEY ENGINEERING PROPERTY

- × **Store state compactly in memory**
- × **A(memory cell) small**
 - + $A(\text{mem}) < A(\text{gate})$
- × **Depends on few inputs/outputs**
 - + Memory cells share inputs and outputs

17

17

ESE1500 Spring 2023

ONE-GATE PROCESSOR

18

18

IDEA


- ✖ Store *logical* (simulated) register and gate outputs in memory
- ✖ Compute one gate at a time
 - + Using a single *physical* gate

19

BASIC IDIOM

Repeat:

1. Read gate values from memory
2. Perform operation on gate
3. Write result back to memory




20

TWO MEMORIES


Why two memories?

- ✖ 2-input gate requires two binary inputs
- ✖ Want to supply both – two values
- ✖ Simple memory only allows one read per cycle
- ✖ Two memories to supply two values
- ✖ Write into both, so both have same set of values



21


OPERATION



22

OPERATION SEQUENCE

		<table><tr><td>0</td><td>1</td><td>2</td><td>3</td><td>4</td><td>5</td><td>6</td><td>7</td></tr><tr><td>a</td><td>b</td><td>c</td><td>t1</td><td>t2</td><td>o1</td><td>o2</td><td></td></tr></table>								0	1	2	3	4	5	6	7	a	b	c	t1	t2	o1	o2	
0	1	2	3	4	5	6	7																		
a	b	c	t1	t2	o1	o2																			
C	Description	Type	Function	In0	In1	Out																			
a=getInput(0);	read input 0 and put in slot 0	READ	NONE	0	0	0																			
b=getInput(1);	read input 1 and put in slot 1	READ	NONE	1	0	1																			
c=getInput(2);	read input 2 and put in slot 2	READ	NONE	2	0	2																			
t1=a&b;	read value in slot 0 and value in slot 1, perform an AND on the values, and store into slot 3	GATE	AND	0	1	3																			
Missing C step?	read value in slot 1 and value in slot 2, perform an AND on the values, and store into slot 4	GATE	AND	1	2	4																			
t1=t1 t2;	read value in slot 3 and value in slot 4, perform an OR on the values, and store into slot 3	GATE	OR	3	4	3																			
t2=a&c;	Missing description?	GATE	AND	0	2	4																			



23


23

OBSERVE

- ✖ We can sequentialize operations, reusing the single gate

- ✖ As long as we can specify the operation to be performed


- ✖ What are we specifying?
 - + (break it down, what information need?)



24

INSTRUCTION

- ✖ Call this specification an *instruction*
- ✖ Instructs the programmable, reusable operators on what to perform




25

25

INSTRUCTION

- ✖ Call this specification an *instruction*
- ✖ Instructs the programmable, reusable operators on what to perform




26

26

EXPANDING THE STRUCTURE: INPUT

- ✖ Add a multiplexer to bring in inputs
- ✖ Allow as option to write into data memory




27

27

EXPANDING THE STRUCTURE: OUTPUT

- ✖ Add way to load a designated output register




28

28

EXPANDED CONTROL = INSTRUCTION

- ✖ Group the full control into instruction
- ✖ Set of bits that tells the structure what to do



29

29

FILLIN MISSING INSTRUCTION

C	Description	Type	Function	Op	RA	RA	WA
a=getInput(0);	read input 0 and put in slot 0	READ	NONE	0	0	0	
b=getInput(1);	read input 1 and put in slot 1	READ	NONE	1	0	1	
c=getInput(2);	read input 2 and put in slot 2	READ	NONE	2	0	2	
t1=a&b;	read value in slot 0 and value in slot 1, perform an AND on the values, and store into slot 3	GATE	AND	0	1	3	
t1=t1&t2;	read value in slot 1 and value in slot 2, perform an AND on the values, and store into slot 3	GATE	AND	1	2	4	
t2=a&c;	read value in slot 0 and value in slot 2, perform an AND on the values, and store into slot 4	GATE	AND	0	2	4	
o1=t1&t2;	read value in slot 3 and value in slot 4, perform an AND on the values, and store into slot 5	GATE	AND	3	4	5	
t1=a~b;	read value in slot 0 and value in slot 1, perform an XOR on the values, and store into slot 3	GATE	XOR	0	1	3	
o2=t1~c;	read value in slot 3 and value in slot 2, perform an XOR on the values, and store into slot 6	GATE	XOR	3	2	6	

30

30

INSTRUCTION BITS

ESE 1500 Spring 2023

GATE AND 0 1 2 01000100001010
 writeback enable, address, value (from bottom) — goes to both memories

- Instructions are just a set of bits
- Type – 2 bits
- GateOp – 4 bits
- In1 – 3 bits
 - Assume 8 slots
- In2 – 3 bits
- Out – 3 bits

31

INSTRUCTION BITS EXAMPLE

ESE 1500 Spring 2023

Fillin Missing
 READ=00; GATE=01; WRITE=11;
 AND=0001; OR=0111; XOR=0110; NONE=0000; SEL0=0101

t1=t1 t2;	read value in slot 3 and value in slot 4, perform an OR on the values, and store into slot 3	GATE	OR	3	4	3	010111011100011
t2=a&c; o1=t1 t2;	read value in slot 3 and value in slot 4, perform an OR on the values, and store into slot 5	GATE	AND	0	2	4	010001000010100

32

NOTE WRITE

ESE 1500 Spring 2023

- Note write enable
 - Fed back for next cycle
 - Also address, value

33

INSTRUCTION SEQUENCE CONTROL

ESE 1500 Spring 2023

- How provide the sequence of instructions?

34

INSTRUCTION MEMORY

ESE 1500 Spring 2023

- Add Memory to hold set of Instructions
 - Note contents match table on p. 2 of preclass
- Counter to sequence instructions







35







ANIMATE

ESE 1500 Spring 2023

- Start at PC=0

36






BASIC IDIOM

Repeat:


1. Read gate values from memory
2. Perform operation on gate
3. Write result back to memory



49

UNIVERSAL PROCESSOR


- ✧ Can change computation simply by changing contents of instruction memory



50

REVIEW

- ✧ Single active compute element (programmable gate)
- ✧ Sequence in time
- ✧ Store state in memory
- ✧ Use Instruction memory to select and sequence operations
- ✧ Can compute a large number of gates



51

NEXT LAB

- ✧ Look at Instruction-Level code for ARM
- ✧ Understand performance from instruction-level code

52

BIG IDEAS

- ✧ Can implement large computations on small hardware by reusing hardware in time
 - + Storing computational state in memory
- ✧ Can store program control in instruction memory
 - + Change program by reprogramming memory
 - + Universal machine: Stored-Program Processor

53

LEARN MORE

- ✧ CIS2400 – processor organization and assembly
- ✧ CIS4710 – implement and optimize processors
 - + Including FPGA mapping in Verilog
- ✧ ESE3700 – implement memories (and gates) using transistors

54

ESE1500 Spring 2023

REMINDERS

× Feedback

+ Including Lab from Monday

55

55