


University of Pennsylvania
Department of Electrical and System Engineering
Circuit-Level Modeling, Design, and Optimization for Digital Systems

ESE370, Fall 2021 HW1: Zeroth-order Model and Electric Wednesday, Sept. 2


Due: Friday, September 14, 11:59PM

• **Problems:**


1. Using zeroth-order transistor model reasoning, identify the function of the following transistor-level gates. Give their Boolean logic equation.
(Show truth table of input cases for partial credit.)



(a)



(b)



(c)

2. Use electric to build the gate in 1(a) and create a schematic icon for the gate. There is information about the software at the end of this homework handout. Give all transistors a width of 2 and length of 1 ($W=2$, $L=1$). Plan to take a couple of hours to read the tutorials and get familiar with electric. Submit an electric print out or screen shot of your gate and icon.
3. Simplify the following Boolean expressions or truth table into a minimum sum of

products using Karnaugh maps.

(a) $\bar{A} \cdot \bar{B} \cdot \bar{C} + A \cdot \bar{B} \cdot \bar{C} + \bar{A} \cdot B \cdot \bar{C} + A \cdot B \cdot \bar{C}$

(b) $\bar{A} \cdot \bar{B} \cdot \bar{C} \cdot \bar{D} + \bar{A} \cdot B \cdot \bar{C} \cdot D + \bar{A} \cdot B \cdot \bar{C} \cdot \bar{D} + A \cdot \bar{B} \cdot \bar{C} \cdot \bar{D} + \bar{A} \cdot \bar{B} \cdot C \cdot \bar{D} + A \cdot \bar{B} \cdot C \cdot \bar{D} + \bar{A} \cdot \bar{B} \cdot \bar{C} \cdot D$

A	B	C	D	OUT
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

(c)

4. Design the following complementary gates from transistors using the zeroth-order switch model for the transistor. Try to minimize the number of transistors in each design. Draw in Electric.

(a) NOR3

(b) $\bar{A} \cdot \bar{B} + \bar{C}$

5. from the data received in your Lab 1 demo, characterize the performance of your nand2 gate.

(a) Plot the Input and Output waveforms of the second nand2 gate when the input is driven with a square wave. Measure the propagation delay of the second nand2 gate at the 50% point (when the input crosses 50% to when the output crosses 50%). Also measure rise time at the output of the first nand2 (input to the second) from 10% to 90%.

(b) Plot the voltage transfer characteristic (VTC), $V_{out} = f(V_{in})$, when the input is driven with a slow moving ramp waveform. Your axes should be V_{in} vs. V_{out} and should not include time. Identify workable noise margins for your measured gate from the gate-from-transistor lab. That is, identify V_{OL} , V_{IL} , V_{OH} , V_{IH} , NM_L , and NM_H , for robust signal regeneration. (This will be discussed in a future lecture.)

Identify workable noise margins for your measured gate from the gate-from-transistor lab. That is, identify V_{OL} , V_{IL} , V_{OH} , V_{IH} , NM_L , and NM_H , for robust signal regeneration. (This will be discussed in a future lecture.)

Electric CAD Tool

We will be using the Electric VLSI Design System for schematic entry.

<http://www.staticfreesoft.com/>.

You can access this on the CETS computers by running:

electric

You can also download the java applet (.jar) and run it on your laptop (recommended):

<http://www.staticfreesoft.com/productsFree.html>

There is a complete online user's manual:

<http://www.staticfreesoft.com/documentsUser.html>

We will point you at specific parts of the manual to get started, but you may find it useful to read other parts as you get started or want to learn how to do more with the tool. There is also a tutorial on the course webpage, which is a good place to start:

https://www.seas.upenn.edu/~ese370/fall2021/handouts/elec_tutorial.pdf

Initial instructions for running electric:

<http://www.staticfreesoft.com/jmanual/mchap01-03.html>

Create a Library

Start by creating a new library. Under the "File" menu, select "New Library". Perhaps you want to name your library "ese370".

Drawing the Schematic for Your Gate

Read the tutorial on drawing a schematic gate:

<http://www.staticfreesoft.com/jmanual/mchap01-12-02.html>

Printing Your Schematic

This describes several methods.

<http://www.staticfreesoft.com/jmanual/mchap04-08.html>

We have had trouble with “Print” directly under the “File” menu, but “File→Export→PostScript” has worked fine.

Create an Icon for Your Gate

You need to do this now for your schematic gate. This will be useful for you for lab 2.

<http://www.staticfreesoft.com/jmanual/mchap01-11-07.html>

<http://www.staticfreesoft.com/jmanual/mchap01-12-04.html>

Save Library

Save your library before exiting. This is also under the “File” menu.