

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Lec 15: March 29, 2023
Synchronous Timing Discipline and Clocking



1

Today


- Managing Timing
- Latches
- Registers, clocking

Penn ESE 3700 Spring 2023 - Li

2

Timing Setup (Preclass 1&2)

- Delay from 3 adder-inputs to 2 adder-outputs is T_{bit}
 - i.e single bitslice delay is T_{bit}




- Worst-case delay to output?
- Shortest delay to output?
 - assuming the output switches

Penn ESE 3700 Spring 2023 - Li

3

Timing Setup (Preclass 3)

- New set of inputs every $20T_{bit}$
 - How does it behave?
- bitrev: $Out[i]=In[17-i]$
 - Assume delay of bitrev $\ll T_{bit}$



Penn ESE 3700 Spring 2023 - Li

4

Challenge

- Logic paths have different delays
 - E.g. different output bits in an adder
- Delay of signal is data dependent
 - E.g. length of carry propagation
- Delay is chip dependent
 - E.g. Threshold Variation
- Delay is environment dependent
 - E.g. Temperature

Penn ESE 3700 Spring 2023 - Li

5

Challenge


- Logic paths have different delays
 - E.g. different output bits in an adder
- Delay of signal is data dependent
 - E.g. length of carry propagation
- Delay is chip dependent
 - E.g. Threshold Variation
- Delay is environment dependent
 - E.g. Temperature
- Proper behavior depends on inputs being coordinated

Penn ESE 3700 Spring 2023 - Li

6

Logic Timing

- How do we fix this?
 - Make it possible to input a new value every $20T_{bit}$?




Penn ESE 3700 Spring 2023 - Li

7

Discipline

- Add circuit elements to
 - hold values
 - and change at coordinated point
 - Control when changes seen by circuit
- Only have to make sure to **wait long enough** for all results
- Decouple outputs and inputs
 - timing of signal change (settling of output change)...
 - ...from timing of signal usage (output used as input)




Penn ESE 3700 Spring 2023 - Li


8

Latch

- *Level-sensitive device*
- Positive Latch
 - Output follows input if CLK high
- Negative Latch
 - Output follows input if CLK low



$$Q = \overline{CLK} \cdot Q + CLK \cdot In$$




Penn ESE 3700 Spring 2023 - Li

9

Synchronous Discipline

- Add state elements (registers, latches)
- Compute
 - From state elements
 - Through combinational logic
 - To new values for state elements



Penn ESE 3700 Spring 2023 - Li

10

Latch

- Build with combinational logic
- Build with pass logic

Penn ESE 3700 Spring 2023 - Li

11

Latch (Preclass 4a)


- $\phi=1 \rightarrow Out=In$
- $\phi=0 \rightarrow Out=Out$
- How do we build a latch from combinational logic?
 - At gate level

Penn ESE 3700 Spring 2023 - Li

12

Multiplexer-based Latch from CMOS Logic


- $\phi=1 \rightarrow \text{Out}=\text{In}$
- $\phi=0 \rightarrow \text{Out}=\text{Out}$



Penn ESE 3700 Spring 2023 - Li

13


Mux at Transistor Level



Penn ESE 3700 Spring 2023 - Li

14


MuxL



Penn ESE 3700 Spring 2023 - Li

15


Without level restorer



Penn ESE 3700 Spring 2023 - Li

16


MuxL Level Restorer (“Staticizer”)



Penn ESE 3700 Spring 2023 - Li

17

With level restorer



Penn ESE 3700 Spring 2023 - Li

18

Latch (Preclass 4b)


- $\phi=1 \rightarrow \text{Out}=\text{In}$
- $\phi=0 \rightarrow \text{Out}=\text{Out}$
- ϕ transitions $1 \rightarrow 0$ Out holds value

- How do we build a latch from pass transistors?

Penn ESE 3700 Spring 2023 - Li

19


Simple Latch



Penn ESE 3700 Spring 2023 - Li

20


Latch with Level Restore



Penn ESE 3700 Spring 2023 - Li

21

What is the difference?



Penn ESE 3700 Spring 2023 - Li

22


Typical Static Latch

Advantages: VERY ROBUST

- Static
- Full Rail
- Fast (enough)

Isolation inverters:

- Input Cap
- Input/Output Noise
- State Node Noise



Disadvantages:


- Large
- High clock loading

Penn ESE 3700 Spring 2023 - Li

23

Register

- Edge-triggered storage element
- Positive edge-triggered
 - Input sampled on rising CLK edge
- Negative edge-triggered
 - Input sampled on falling CLK edge




Penn ESE 3700 Spring 2023 - Li


24

Latch

- Level-sensitive device
- Positive Latch
 - Output follows input if CLK high
- Negative Latch
 - Output follows input if CLK low



$$Q = \overline{CLK} \cdot Q + CLK \cdot In$$



Penn ESE 3700 Spring 2023 - Li

25

Shift Register



- How do you make a shift register out of latches?

Penn ESE 3700 Spring 2023 - Li

26

Positive-Edge Triggered Register

- Build register from pair of latches
- What happens when ϕ_0 is high?
- What happens when ϕ_1 is high?





Penn ESE 3700 Spring 2023 - Li

27

Positive-Edge Triggered Register

- Build register from pair of latches





Penn ESE 3700 Spring 2023 - Li

28

Positive-Edge Triggered Register

- Build register from pair of latches
- What could go wrong if clocks overlap?





Penn ESE 3700 Spring 2023 - Li

29

Positive-Edge Triggered Register

- Build register from pair of latches
- Control with non-overlapping clocks




Penn ESE 3700 Spring 2023 - Li

30

Two Phase Non-Overlapping Clocks

- What timing constraints do we have?




Penn ESE 3700 Spring 2023 - Li

31

Latch Timing Issues

- What timing constraints do latches impose?
 - When can ϕ change?
 - How long must ϕ be high?
 - Delay when ϕ is high?




Penn ESE 3700 Spring 2023 - Li

32

Clocking Discipline


- Follow discipline of combinational logic broken by registers
- Compute
 - From state elements
 - Through combinational logic
 - To new values for state elements
- As long as clock cycle long enough,
 - Will get correct behavior



Penn ESE 3700 Spring 2023 - Li

33

Latch Timing Issues




Penn ESE 3700 Spring 2023 - Li

34

Latch Timing Issues

- t_{su} = time data (D) must be valid before CLK edge
- t_{plogic} = worst case propagation delay of logic
- t_{c-p} = worst case propagation delay of latch




Penn ESE 3700 Spring 2023 - Li

35

Latch Timing Issues

- $t_{cdregister}$ = minimum propagation delay of latch
- $t_{cdlogic}$ = minimum propagation delay of logic
- t_{hold} = time data (D) must stay valid after CLK edge



Penn ESE 3700 Spring 2023 - Li

36

Timing Example (Preclass5)

	Min	Max
OR/AND	3ns	5ns
NOR/NAND	2ns	4ns
NOT	1ns	2ns
XOR	3ns	9ns

Latch:	Min	Max
Clock to Q	2ns	3ns
Setup time	7ns	
Hold time	6ns	

$T \geq t_{c-q} + t_{plogic} + t_{su}$

Penn ESE 3700 Spring 2023 - Li

37

Timing Example (Preclass5)

	Min	Max
OR/AND	3ns	5ns
NOR/NAND	2ns	4ns
NOT	1ns	2ns
XOR	3ns	9ns

Latch:	Min	Max
Clock to Q	2ns	3ns
Setup time	7ns	
Hold time	6ns	

$T \geq t_{c-q} + t_{plogic} + t_{su}$

Penn ESE 3700 Spring 2023 - Li

38

Timing Example (Preclass5)

	Min	Max
OR/AND	3ns	5ns
NOR/NAND	2ns	4ns
NOT	1ns	2ns
XOR	3ns	9ns

Latch:	Min	Max
Clock to Q	2ns	3ns
Setup time	7ns	
Hold time	6ns	

$t_{cdregister} + t_{cdlogic} \geq t_{hold}$

Penn ESE 3700 Spring 2023 - Li

39

Timing Example (Preclass5)

	Min	Max
OR/AND	3ns	5ns
NOR/NAND	2ns	4ns
NOT	1ns	2ns
XOR	3ns	9ns

Latch:	Min	Max
Clock to Q	2ns	3ns
Setup time	7ns	
Hold time	6ns	

$t_{cdregister} + t_{cdlogic} \geq t_{hold}$

Penn ESE 3700 Spring 2023 - Li

40

Timing Example (Preclass5)

	Min	Max
OR/AND	3ns	5ns
NOR/NAND	2ns	4ns
NOT	1ns	2ns
XOR	3ns	9ns

Latch:	Min	Max
Clock to Q	2ns	3ns
Setup time	7ns	
Hold time	6ns	

$t_{cdregister} + t_{cdlogic} \geq t_{hold}$

Penn ESE 3700 Spring 2023 - Li

41

Ideas

- Synchronize circuits
 - to external events
 - disciplined reuse of circuitry
- Leads to clocked circuit discipline
 - Uses state holding element
 - Prevents
 - Timing assumptions
 - (More) complex reasoning about all possible timings

Penn ESE 3700 Spring 2023 - Li

42

Admin

- HW6 release 3/29 (after Midterm 2)
 - Can do all of it now
 - Due **Friday 4/7**

Penn ESE 3700 Spring 2023 - Li

43

Acknowledgement

- Prof. André DeHon (University of Pennsylvania)
- Prof. Tania Khanna (University of Pennsylvania)

Penn ESE 3700 Spring 2023 - Li

44