ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Lec 16: April 3, 2023

Dynamic Logic

1

Admin

- Wednesday Lecture Cancelled (4/5/2023)

2

Today

- Dynamic (Clocked) Logic
  - Strategy
  - Form
  - Compare CMOS

3

Clocking

4

Latch Timing Issues



$$T \geq t_{c\text{-}q} + t_{plogic} + t_{su}$$

$$t_{cd\text{register}} + t_{cd\text{logic}} \geq t_{hold}$$



5

Clocking Highlights

- Breaking logic up with registers allows circuit to run at high frequency
  - Inputs decoupled from outputs
- Clock discipline simplifies logic composition
  - Abstracts many internal timing details
  - Just concerned with making clock period long enough
- Design Discipline – keeping data stable around clock edge
  - Setup, hold time – determined by latch circuit
  - Worst case and minimum Clk→Q delay for latch

6

Clocking

- Circuits typically operate in a clocked environment
  - Synchronous circuits
- Gives some additional structure we can exploit → dynamic logic

7

Dynamic Logic

8

Motivation

- We would like to avoid driving both pullup/pulldown networks
  - reduce capacitive load
    - Power, delay



9

Motivation

- We would like to avoid driving both pullup/pulldown networks
  - reduce capacitive load
    - Power, delay
- Ratioed Logic



10

Motivation

- We would like to avoid driving both pullup/pulldown networks
  - reduce capacitive load
    - Power, delay
- Ratioed Logic cons:
  - Large devices for ratioing
    - Meeting noise margins
  - Slow pullup
  - Static power





11

Idea

- Use clock to disable pullup network during logic evaluation



12

Idea

- Use clock to disable pullup network during logic evaluation
- Define two phases
  - Pre-charge
    - Output pre-charged
  - Evaluation
    - Pulldown network evaluates gate logic



13

Discuss (Preclass 1)

- Use CLK to disable pullup during evaluation
- What is Vout when:
  - /Pre=0, A=B=0?
  - /Pre=0→1, A=B=0?
  - /Pre=1, A=0, B=0→1 ?



14

Discuss (Preclass 1)

- Use CLK to disable pullup during evaluation
- What is Vout when:
  - /Pre=0, A=B=0?
  - /Pre=0→1, A=B=0?
  - /Pre=1, A=0, B=0→1 ?
- Sizing implication?
- Concerns?
- Requirements?



15

Advantages

- Large load device
  - Driven by CLK—not data
  - Can pullup quickly without putting load on logic
- Single pulldown network
  - Don't have to size for ratio with pullup
  - Swings rail-to-rail



16

Cascaded Dynamic Logic



17

Cascaded Dynamic Logic



18

Cascaded Dynamic Logic



19

Cascaded Dynamic Logic



20

Cascaded Dynamic Logic



PROBLEM: ALL STAGES MUST EVALUATE SIMULTANEOUSLY
SINGLE CLOCK DOES NOT PERMIT PIPELINING OF STAGES

21

Domino Logic



22

Requirements

- Single transition
  - Once transitioned, it is done → like domino falling
- All inputs at 0 during precharge
  - "Outputs" pre-charged to 1 then inverted to 0
- Non-inverting gates fundamental gate



23

Cascaded Domino CMOS Logic Gates



24

Cascaded Domino CMOS Logic Gates



25

Cascaded Domino CMOS Logic Gates



26

Domino or4 (Preclass 2)



27

Domino Logic (Preclass 2)

- Performance
  - $R_0/2$ input
- Compare to CMOS cases?
  - nor4
  - or4
  - nand4



28

Dynamic OR4 (Preclass 2)

- Precharge time?
- Driving input
  - With $R_0/2$ inverter
- Driving inverter?
- Self output Delay?



29

CMOS NOR4 (Preclass 2)

- Driving input
  - With $R_0/2$ inverter
- Self output Delay?



30

CMOS NAND4 (Preclass 2)

- Driving input
  - With $R_0/2$
- Driving self cap?



31

Dynamic Logic Issues

- Noise sensitive
  - During evaluation phase, when output is high it's floating and therefore more susceptible to noise
- Power
  - Eliminates static current
  - Higher activity factor—always a 0→1 transition, large pre-charge device dissipates extra switching power

32

Observe

- Better (lower) ratio of input capacitance to drive strength
- Particularly good for
  - Driving large loads
  - Large fanin gates
- Harder to design with
  - Timing and polarity restrictions
  - Avoiding noise
    - Especially with today's high variation tech
- Can consume more energy

33

Idea

- Clock discipline simplifies logic composition
  - Breaking logic up with registers allows circuit to run at high frequency
  - Abstracts many internal timing details
    - Setup/Hold time, clk→q delay
  - Just concerned with making clock period long enough
- Dynamic/clocked logic
  - Only build/drive one pulldown network
    - Domino Logic
  - Fast transition propagation
  - Spend delay (capacitance) on pullup of critical path of logic
  - More complicated design, power dissipation
    - Reserve for when most needed

34

Admin

- Homework 6
  - Due **Friday 4/7**

35

Acknowledgement

- Prof. André DeHon (University of Pennsylvania)
- Prof. Tania Khanna (University of Pennsylvania)

36