

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Lec 16: April 3, 2023
Dynamic Logic



1

Admin

- Wednesday Lecture Cancelled (4/5/2023)

Penn ESE 3700 Spring 2023 - Li

2

Today

- Dynamic (Clocked) Logic
 - Strategy
 - Form
 - Compare CMOS

Penn ESE 3700 Spring 2023 - Li


3

Clocking



4

Latch Timing Issues



Penn ESE 3700 Spring 2023 - Li

5

Clocking Highlights

- Breaking logic up with registers allows circuit to run at high frequency
 - Inputs decoupled from outputs
- Clock discipline simplifies logic composition
 - Abstracts many internal timing details
 - Just concerned with making clock period long enough
- Design Discipline – keeping data stable around clock edge
 - Setup, hold time – determined by latch circuit
 - Worst case and minimum $\text{Clk} \rightarrow \text{Q}$ delay for latch

Penn ESE 3700 Spring 2023 - Li

6

Clocking

- Circuits typically operate in a clocked environment
 - Synchronous circuits
- Gives some additional structure we can exploit → dynamic logic

Penn ESE 3700 Spring 2023 - Li

7


Dynamic Logic



8

Motivation

- We would like to avoid driving both pullup/pulldown networks
 - reduce capacitive load
 - Power, delay




Penn ESE 3700 Spring 2023 - Li

9

Motivation

- We would like to avoid driving both pullup/pulldown networks
 - reduce capacitive load
 - Power, delay
- Ratioed Logic





Penn ESE 3700 Spring 2023 - Li

10

Motivation

- We would like to avoid driving both pullup/pulldown networks
 - reduce capacitive load
 - Power, delay
- Ratioed Logic cons:
 - Large devices for ratioing
 - Meeting noise margins
 - Slow pullup
 - Static power




Penn ESE 3700 Spring 2023 - Li

11

Idea

- Use clock to disable pullup network during logic evaluation




Penn ESE 3700 Spring 2023 - Li

12

Idea

- Use clock to disable pullup network during logic evaluation
- Define two phases
 - Pre-charge
 - Output pre-charged
 - Evaluation
 - Pulldown network evaluates gate logic




Penn ESE 3700 Spring 2023 - Li

13

Discuss (Preclass 1)

- Use CLK to disable pullup during evaluation
- What is V_{out} when:
 - $\text{Pre}=0, A=B=0?$
 - $\text{Pre}=0 \rightarrow 1, A=B=0?$
 - $\text{Pre}=1, A=0, B=0 \rightarrow 1?$




Penn ESE 3700 Spring 2023 - Li

14

Discuss (Preclass 1)

- Use CLK to disable pullup during evaluation
- What is V_{out} when:
 - $\text{Pre}=0, A=B=0?$
 - $\text{Pre}=0 \rightarrow 1, A=B=0?$
 - $\text{Pre}=1, A=0, B=0 \rightarrow 1?$
- Sizing implication?
- Concerns?
- Requirements?




Penn ESE 3700 Spring 2023 - Li

15

Advantages


- Large load device
 - Driven by CLK—not data
 - Can pullup quickly without putting load on logic
- Single pulldown network
 - Don't have to size for ratio with pullup
 - Swings rail-to-rail



Penn ESE 3700 Spring 2023 - Li

16


Cascaded Dynamic Logic



Penn ESE 3700 Spring 2023 - Li

17


Cascaded Dynamic Logic



Penn ESE 3700 Spring 2023 - Li

18


Cascaded Dynamic Logic



Penn ESE 3700 Spring 2023 - Li

19


Cascaded Dynamic Logic



Penn ESE 3700 Spring 2023 - Li

20


Cascaded Dynamic Logic



Penn ESE 3700 Spring 2023 - Li

21

Domino Logic




Penn ESE 3700 Spring 2023 - Li

22

Requirements


- Single transition
 - Once transitioned, it is done \rightarrow like domino falling
- All inputs at 0 during precharge
 - "Outputs" pre-charged to 1 then inverted to 0
- Non-inverting gates fundamental gate



Penn ESE 3700 Spring 2023 - Li


23

Cascaded Domino CMOS Logic Gates




Penn ESE 3700 Spring 2023 - Li


24




25




26




27



28




29



30

CMOS NAND4 (Preclass 2)

- Driving input
 - With $R_i/2$
- Driving self cap?



Penn ESE 3700 Spring 2023 - Li

31

Dynamic Logic Issues

- Noise sensitive
 - During evaluation phase, when output is high it's floating and therefore more susceptible to noise
- Power
 - Eliminates static current
 - Higher activity factor—always a 0→1 transition, large pre-charge device dissipates extra switching power

Penn ESE 3700 Spring 2023 - Li

32

Observe

- Better (lower) ratio of input capacitance to drive strength
- Particularly good for
 - Driving large loads
 - Large fanin gates
- Harder to design with
 - Timing and polarity restrictions
 - Avoiding noise
 - Especially with today's high variation tech
- Can consume more energy

Penn ESE 3700 Spring 2023 - Li

33

Idea

- Clock discipline simplifies logic composition
 - Breaking logic up with registers allows circuit to run at high frequency
 - Abstracts many internal timing details
 - Setup/Hold time, $clk \rightarrow q$ delay
 - Just concerned with making clock period long enough
- Dynamic/clocked logic
 - Only build/drive one pulldown network
 - Domino Logic
 - Fast transition propagation
 - Spend delay (capacitance) on pullup of critical path of logic
 - More complicated design, power dissipation
 - Reserve for when most needed

Penn ESE 3700 Spring 2023 - Li

34

Admin

- Homework 6
 - Due **Friday 4/7**

Penn ESE 3700 Spring 2023 - Li

35

Acknowledgement

- Prof. André DeHon (University of Pennsylvania)
- Prof. Tania Khanna (University of Pennsylvania)

Penn ESE 3700 Spring 2023 - Li

36