

# ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

---

Lec 17: April 10, 2023

Memory Overview and Periphery





# Today

---

- Memory
  - Classification
  - Architecture
  - Periphery
  - Serial Access Memories
  
- Project 2 is on this

# Memory Overview


---



# Semiconductor Memory Classification


RWM		NVRWM	ROM
Random Access	Non-Random Access	EPROM E <sup>2</sup> PROM FLASH	Mask-Programmed Programmable (PROM)
SRAM DRAM	FIFO LIFO Shift Register CAM		

# Memory Architecture: Core




**$N$  words  $\Rightarrow$   $N$  select signals**  
**Too many select signals**

# Memory Architecture: Decoders




**$N$  words  $\Rightarrow N$  select signals**  
**Too many select signals**



**Decoder reduces # of select signals**  
 **$K = \log_2 N$**



# Array-Structured Memory Architecture

**Problem: ASPECT RATIO or HEIGHT  $\gg$  WIDTH**



# Latches/Register – Can Store a State

- ❑ Build register from pair of latches
- ❑ Control with non-overlapping clocks






# ROM Memories

---






# MOS NOR ROM






# MOS NOR ROM






# MOS NOR ROM






# MOS NOR ROM




# MOS NAND ROM




**All word lines high by default with exception of selected row**

# MOS NAND ROM



**All word lines high by default with exception of selected row**

# MOS NAND ROM




**All word lines high by default with exception of selected row**



# Array-Structured Memory Architecture

**Problem: ASPECT RATIO or HEIGHT  $\gg$  WIDTH**




# ROM Memories

---






# MOS NOR ROM






# MOS NOR ROM




# MOS NAND ROM




**All word lines high by default with exception of selected row**

# MOS NAND ROM



**All word lines high by default with exception of selected row**

# MOS NAND ROM



**All word lines high by default with exception of selected row**

# Memory Periphery

---








# Periphery

---

- ❑ Decoders
- ❑ Column Circuitry
  - Bit-line Conditioning
  - Sense Amplifiers
  - Input/Output Buffers
- ❑ Control/Timing Circuitry


# Array Architecture

- ❑  $2^n$  words of  $2^m$  bits each
- ❑ Good regularity – easy to design
- ❑ Very high density if good cells are used



# Array Architecture

- ❑  $2^n$  words of  $2^m$  bits each
- ❑ Good regularity – easy to design
- ❑ Very high density if good cells are used




# Decoders

---



# Array Architecture


- ❑  $2^n$  words of  $2^m$  bits each
- ❑ Good regularity – easy to design
- ❑ Very high density if good cells are used



# Decoders

- $n:2^n$  decoder consists of  $2^n$   $n$ -input AND gates
  - One needed for each row of memory
  - Build AND from NAND or NOR gates


## Static CMOS





# Large Decoders


- ❑ For  $n > 4$ , NAND gates become slow
  - Break large gates into multiple smaller gates





# Large Decoders

- ❑ For  $n > 4$ , NAND gates become slow
  - Break large gates into multiple smaller gates









# Predecoding


- ❑ Many of these gates are redundant
  - Factor out common gates into predecoder
  - Saves area
  - Same path effort




# Row Select: Precharge NAND



# Row Select: Precharge NAND



# Row Select: Precharge NOR



# Column Circuitry


---

& Bit-line Conditioning




# Array Architecture

- ❑  $2^n$  words of  $2^m$  bits each
- ❑ Good regularity – easy to design
- ❑ Very high density if good cells are used




# Array Architecture

- ❑  $2^n$  words of  $2^m$  bits each
- ❑ Good regularity – easy to design
- ❑ Very high density if good cells are used



# 6T SRAM Cell

- ❑ Cell size accounts for most of array size
  - Reduce cell size at expense of complexity
- ❑ 6T SRAM Cell
  - Used in most commercial chips
  - Data stored in cross-coupled inverters
- ❑ Read:
  - Precharge BL, BL'
  - Raise WL
- ❑ Write:
  - Drive data onto BL, BL'
  - Raise WL







# Column Circuitry

---


- Some circuitry is required for each column
  - **Required:** Bitline conditioning
    - Precharging
    - Driving input data to bitline
  
  - **Increased speed:** Sense amplifiers
  - **Aspect ratio (square memory):** Column multiplexing (AKA Column Decoders)



# Bitline Conditioning

---



- ❑ Precharge bitlines high before read operations







# Bitline Conditioning

- Precharge bitlines high before reads



# Bitline Conditioning

- Precharge bitlines high before reads





- What if pre-charged to  $V_{DD}/2$ ?
  - Pros: reduces read-upset
  - Challenge: generate  $V_{DD}/2$  voltage on chip

# Column Capacitance Consequence



## □ Preclass1: What is capacitance of a bitline?

- $W_{\text{access}}$  (pass transistor size),  $d$  rows,  $\gamma = C_{\text{diff0}}/C_0$





# Column Capacitance Consequence

- ❑ Preclass1: What is capacitance of a bitline?
  - ❑  $W_{\text{access}}$  (pass transistor size),  $d$  rows,  $\gamma = C_{\text{diff0}}/C_0$
- ❑ Preclass2: What is the delay for the cell to drive the bitline during a read?
  - ❑  $W_{\text{buf}}$  (inverter size in cell),  $R_0$





# Column Capacitance Consequence

- ❑ Preclass1: What is capacitance of a bitline?
  - ❑  $W_{\text{access}}$  (pass transistor size),  $d$  rows,  $\gamma = C_{\text{diff0}}/C_0$
- ❑ Preclass2: What is the delay for the cell to drive the bitline during a read?
  - ❑  $W_{\text{buf}}$  (inverter size in cell),  $R_0$
- ❑ Preclass3:  $W_{\text{access}} = W_{\text{buf}} = 1$ ,  $\gamma = 1/2$ 
  - ❑ Delay for  $d = 32, 512$ ?



# Column Capacitance Consequence


- ❑ Preclass1: What is capacitance of a bitline?
  - ❑  $W_{\text{access}}$  (pass transistor size),  $d$  rows,  $\gamma = C_{\text{diff0}}/C_0$
- ❑ Preclass2: What is the delay for the cell to drive the bitline during a read?
  - ❑  $W_{\text{buf}}$  (inverter size in cell),  $R_0$
- ❑ **Conclude:** Can't size up cell  $\rightarrow$  driving bitline will be slow






# Sense Amplifiers

- Bitlines have many cells attached
  - Ex: 32-kbit SRAM has 128 rows x 256 cols
  - 128 cells on each bitline
- $t_{pd} \propto (C/I) \Delta V$ 
  - Even with shared diffusion contacts, 64C of diffusion capacitance (big C)
  - Discharged slowly through small transistors in each memory cell (small I)
- *Sense amplifiers* are triggered on small voltage swing ( $\Delta V$ )




# Differential Pair Amp

- ❑ Differential pair requires no clock
- ❑ But always dissipates static power



# Clocked Sense Amp

- ❑ Clocked sense amp saves power
- ❑ Requires sense\_clk after enough bitline swing
- ❑ Isolation transistors cut off large bitline capacitance





# Word Line Capacitance

## □ Preclass4: What is capacitance of word line (row)?


- $W_{\text{access}}$  – transistor width of column device
- $w$  columns
- $\gamma = C_{\text{diff0}} / C_0$

## □ Preclass5: Delay driving word line?

- $W_{\text{wldrive}}$  Drive inverter




# Column Drivers: Memory Bank



# Tristate Buffer

- ❑ Typically used for signal traveling, e.g. bus
- ❑ Ideally all devices connected to a bus should be disconnected except for active device reading or writing to bus
- ❑ Use high-impedance state to simulate disconnecting






Active-high buffer

Input	En	Ouput
0	0	Z
1	0	Z
0	1	0
1	1	1






# Tristate Buffer






# Tristate Inverters







# Memory with column decoder




# Read/Write Memory



# Read/Write Memory



# Read/Write Memory





# Serial Access Memories (Optional)

---

- ❑ Serial access memories do not use an address
  - Serial In Parallel Out (SIPO)
  - Parallel In Serial Out (PISO)
  - Shift Registers
  - Queues (FIFO, LIFO)



# Idea

---

- ❑ Memory for compact state storage
- ❑ Share circuitry across many bits
  - Minimize area per bit → maximize density
- ❑ Aggressively use:
  - Pass transistors, Ratioing
  - Precharge, Amplifiers to keep area down




# Admin

---


- ❑ Homework 6 due **Friday 4/7**
- ❑ Project 2 out Friday 4/7
  - Work in teams of up to two
  - Final report due Wednesday 4/26

# 8x4 Memory with column decoder







# Read/Write Memory



# Read/Write Memory



# Read/Write Memory





# Acknowledgement

---

- ❑ Prof. André DeHon (University of Pennsylvania)
- ❑ Prof. Tania Khanna (University of Pennsylvania)