

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Lec 17: April 10, 2023
Memory Overview and Periphery



1

Today

- Memory
 - Classification
 - Architecture
 - Periphery
 - Serial Access Memories

- Project 2 is on this

Penn ESE 3700 Spring 2023 - Li

2

Memory Overview



3


Semiconductor Memory Classification

| RWM | | NVRWM | ROM |
|---------------|---------------------------------------|---------------------------------------|-------------------------------------|
| Random Access | Non-Random Access | EPROM E ² PROM FLASH | Mask-Programmed Programmable (PROM) |
| SRAM DRAM | FIFO LIFO Shift Register CAM | | |

Penn ESE 3700 Spring 2023 - Li

4

Memory Architecture: Core




N words \Rightarrow N select signals
Too many select signals

Penn ESE 3700 Spring 2023 - Li

5

Memory Architecture: Decoders




N words \Rightarrow N select signals
Too many select signals

Decoder reduces # of select signals
 $K = \log_2 N$

Penn ESE 3700 Spring 2023 - Li

6

Array-Structured Memory Architecture




Penn ESE 3700 Spring 2023 - Li

7

Latches/Register – Can Store a State

- Build register from pair of latches
- Control with non-overlapping clocks



Penn ESE 3700 Spring 2023 - Li


8

ROM Memories



9


MOS NOR ROM



Penn ESE 3700 Spring 2023 - Li

10


MOS NOR ROM



Penn ESE 3700 Spring 2023 - Li

11


MOS NOR ROM



Penn ESE 3700 Spring 2023 - Li

12


MOS NOR ROM



Penn ESE 3700 Spring 2023 - Li

13

MOS NAND ROM




All word lines high by default with exception of selected row

Penn ESE 3700 Spring 2023 - Li

14

MOS NAND ROM




All word lines high by default with exception of selected row

Penn ESE 3700 Spring 2023 - Li

15

MOS NAND ROM




All word lines high by default with exception of selected row

Penn ESE 3700 Spring 2023 - Li

16

Array-Structured Memory Architecture



Penn ESE 3700 Spring 2023 - Li


17

ROM Memories



18


MOS NOR ROM



Penn ESE 3700 Spring 2023 - Li

19


MOS NOR ROM



Penn ESE 3700 Spring 2023 - Li

20

MOS NAND ROM




All word lines high by default with exception of selected row

Penn ESE 3700 Spring 2023 - Li

21

MOS NAND ROM




All word lines high by default with exception of selected row

Penn ESE 3700 Spring 2023 - Li

22

MOS NAND ROM



All word lines high by default with exception of selected row

Penn ESE 3700 Spring 2023 - Li

23

Memory Periphery



24

Periphery


- Decoders
- Column Circuitry
 - Bit-line Conditioning
 - Sense Amplifiers
 - Input/Output Buffers
- Control/Timing Circuitry

Penn ESE 3700 Spring 2023 - Li

25

Array Architecture

- 2^n words of 2^m bits each
- Good regularity – easy to design
- Very high density if good cells are used




Penn ESE 3700 Spring 2023 - Li

26

Array Architecture

- 2^n words of 2^m bits each
- Good regularity – easy to design
- Very high density if good cells are used



Penn ESE 3700 Spring 2023 - Li

27


Decoders



28

Array Architecture

- 2^n words of 2^m bits each
- Good regularity – easy to design
- Very high density if good cells are used




Penn ESE 3700 Spring 2023 - Li

29

Decoders

- $n:2^n$ decoder consists of 2^n n-input AND gates
 - One needed for each row of memory
 - Build AND from NAND or NOR gates

Static CMOS




Penn ESE 3700 Spring 2023 - Li

30

Large Decoders

- For $n > 4$, NAND gates become slow
 - Break large gates into multiple smaller gates




Penn ESE 3700 Spring 2023 - Li

31

Large Decoders

- For $n > 4$, NAND gates become slow
 - Break large gates into multiple smaller gates




Penn ESE 3700 Spring 2023 - Li

32

Predecoding


- Many of these gates are redundant
 - Factor out common gates into predecoder
 - Saves area
 - Same path effort



Penn ESE 3700 Spring 2023 - Li

33


Row Select: Precharge NAND



Penn ESE 3700 Spring 2023 - Li

34


Row Select: Precharge NAND



Penn ESE 3700 Spring 2023 - Li

35

Row Select: Precharge NOR



Penn ESE 3700 Spring 2023 - Li

36

Column Circuitry


& Bit-line Conditioning



37

Array Architecture

- 2^n words of 2^m bits each
- Good regularity – easy to design
- Very high density if good cells are used




Penn ESE 3700 Spring 2023 - Li

38

Array Architecture

- 2^n words of 2^m bits each
- Good regularity – easy to design
- Very high density if good cells are used




Penn ESE 3700 Spring 2023 - Li

39

6T SRAM Cell

- Cell size accounts for most of array size
 - Reduce cell size at expense of complexity
- 6T SRAM Cell
 - Used in most commercial chips
 - Data stored in cross-coupled inverters
- Read:
 - Precharge BL, BL'
 - Raise WL
- Write:
 - Drive data onto BL, BL'
 - Raise WL



Penn ESE 3700 Spring 2023 - Li

40

Column Circuitry

- Some circuitry is required for each column
 - **Required:** Bitline conditioning
 - Precharging
 - Driving input data to bitline
 - **Increased speed:** Sense amplifiers
 - **Aspect ratio (square memory):** Column multiplexing (AKA Column Decoders)

Penn ESE 3700 Spring 2023 - Li

41

Bitline Conditioning

- Precharge bitlines high before read operations




Penn ESE 3700 Spring 2023 - Li

42

Bitline Conditioning

- Precharge bitlines high before reads




Penn ESE 3700 Spring 2023 - Li

43

Bitline Conditioning

- Precharge bitlines high before reads



Penn ESE 3700 Spring 2023 - Li


44

- What if pre-charged to $V_{DD}/2$?
 - Pros: reduces read-upset
 - Challenge: generate $V_{DD}/2$ voltage on chip

Column Capacitance Consequence

- Preclass1: What is capacitance of a bitline?

- W_{access} (pass transistor size), d rows, $\gamma = C_{\text{diff}}/C_0$



Penn ESE 3700 Spring 2023 - Li

45


Column Capacitance Consequence

- Preclass1: What is capacitance of a bitline?

- W_{access} (pass transistor size), d rows, $\gamma = C_{\text{diff}}/C_0$

- Preclass2: What is the delay for the cell to drive the bitline during a read?

- W_{buf} (inverter size in cell), R_0



Penn ESE 3700 Spring 2023 - Li

46

Column Capacitance Consequence

- Preclass1: What is capacitance of a bitline?


- W_{access} (pass transistor size), d rows, $\gamma = C_{\text{diff}}/C_0$

- Preclass2: What is the delay for the cell to drive the bitline during a read?

- W_{buf} (inverter size in cell), R_0

- Preclass3: $W_{\text{access}} = W_{\text{buf}} = 1$, $\gamma = 1/2$

- Delay for $d=32$, 512?



Penn ESE 3700 Spring 2023 - Li

47

Column Capacitance Consequence


- Preclass1: What is capacitance of a bitline?

- W_{access} (pass transistor size), d rows, $\gamma = C_{\text{diff}}/C_0$

- Preclass2: What is the delay for the cell to drive the bitline during a read?

- W_{buf} (inverter size in cell), R_0

- Conclude:** Can't size up cell \rightarrow driving bitline will be slow




Penn ESE 3700 Spring 2023 - Li

48

Sense Amplifiers

- Bitlines have many cells attached
 - Ex: 32-kbit SRAM has 128 rows x 256 cols
 - 128 cells on each bitline
- $t_{pd} \propto (C/I) \Delta V$
 - Even with shared diffusion contacts, 64C of diffusion capacitance (big C)
 - Discharged slowly through small transistors in each memory cell (small I)
- Sense amplifiers are triggered on small voltage swing (ΔV)




Penn ESE 3700 Spring 2023 - Li

49

Differential Pair Amp

- Differential pair requires no clock
- But always dissipates static power




Penn ESE 3700 Spring 2023 - Li

50

Clocked Sense Amp

- Clocked sense amp saves power
- Requires sense_clk after enough bitline swing
- Isolation transistors cut off large bitline capacitance





Penn ESE 3700 Spring 2023 - Li

51

Word Line Capacitance


- Preclass4: What is capacitance of word line (row)?
 - W_{access} - transistor width of column device
 - w columns
 - $\gamma = C_{diff}/C_0$
- Preclass5: Delay driving word line?
 - W_{drive} Drive inverter



Penn ESE 3700 Spring 2023 - Li

52

Column Drivers: Memory Bank




Penn ESE 3700 Spring 2023 - Li

53

Tristate Buffer

- Typically used for signal traveling, e.g. bus
- Ideally all devices connected to a bus should be disconnected except for active device reading or writing to bus
- Use high-impedance state to simulate disconnecting




Active-high buffer


| Input | En | Ouput |
|-------|----|-------|
| 0 | 0 | Z |
| 1 | 0 | Z |
| 0 | 1 | 0 |
| 1 | 1 | 1 |

Penn ESE 3700 Spring 2023 - Li


54




55




56




57



58



59



60

Serial Access Memories (Optional)

- Serial access memories do not use an address
 - Serial In Parallel Out (SIPO)
 - Parallel In Serial Out (PISO)
 - Shift Registers
 - Queues (FIFO, LIFO)

Penn ESE 3700 Spring 2023 - Li

61

Idea

- Memory for compact state storage
- Share circuitry across many bits
 - Minimize area per bit → maximize density
- Aggressively use:
 - Pass transistors, Ratioing
 - Precharge, Amplifiers to keep area down

Penn ESE 3700 Spring 2023 - Li

62


Admin

- Homework 6 due **Friday 4/7**
- Project 2 out Friday 4/7
 - Work in teams of up to two
 - Final report due Wednesday 4/26

Penn ESE 3700 Spring 2023 - Li

63


8x4 Memory with column decoder



Penn ESE 3700 Spring 2023 - Li

64


Read/Write Memory



Penn ESE 3700 Spring 2023 - Li


65

Read/Write Memory



Penn ESE 3700 Spring 2023 - Li

66



67

Acknowledgement

- Prof. André DeHon (University of Pennsylvania)
- Prof. Tania Khanna (University of Pennsylvania)

Penn ESE 3700 Spring 2023 - Li

68