# ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

#### Lec 19: April 19, 2023 Crosstalk






#### Crosstalk


- Characterization
  - Magnitude
- Avoiding
  - Design practices



- □ There are capacitors everywhere
- We already talked about
  - Wires modeled as a distributed RC network



Parasitic capacitances between terminals on transistor





#### Potentially a capacitor between any two conductors

- On the chip
- On the package
- On the board
- All wires
  - Package pins
  - PCB traces (what you did in lab)
  - Cable wires
  - Bit/word lines




- □ ...decreases with conductor separation
- …increases with size
- ...depends on dielectric

 $C = \varepsilon_r \varepsilon_0 \frac{A}{d}$ 



Changes in voltage on one wire may couple through parasitic capacitance to an adjacent wire





• A wire has high capacitance to its neighbor.


- When the neighbor switches from 1-> 0 or 0->1, the wire tends to switch too.
- Called capacitive *coupling* or *crosstalk*.
- Crosstalk effects
  - Noise on non-switching wires
  - Increased delay on switching wires

### Qualitative





- What happens to undriven wire?
- □ Where do we have undriven wires?




Penn ESE 3700 Spring 2023 - Li



□ What happens to a driven "neighbor" wire?

- One wire switches
- Neighbors driven but not switch
- What happens to neighbors?






- CMOS driven lines
- Clocked logic
  - Willing to wait to settle/evaluate
- □ Impact is on delay
  - May increase delay of transitions


#### Quantitative















□ Step response for isolated wire?




# Undriven Adjacent Wire (preclass 2)


 $\square$  V<sub>1</sub> transitions from 0 to V

























Penn ESE 3700 Spring 2023 - Li




\*\*\* spice deck for cell test\_cap\_undriven{sch} from library test




Penn ESE 3700 Spring 2023 - Li




- □ High capacitance to ground plane (C<sub>2</sub>)
  - Limits node swing from adjacent conductors








□ What happens when neighbor line is driven?



# Driven Adjacent Wire

□ What happens when neighbor line is driven?


• Recovers with time constant:  $R_2(C_1+C_2)$ 




Spice: R<sub>2</sub>=1K, C<sub>1</sub>=10pF, C<sub>2</sub>=20pF ٧ı C₁ ି<sub>2</sub>  $R_2$ spice deck for cell test\_cap\_undriven{sch} from library 1 vict **V2** 0.9 aggress **V1** 0.8 0.7 0.6 diversion > 0.5 0.4 0.3 0.2 0.1 0 5e-08 1e-07 1.5e-07 2e-07 0 S

Penn ESE 3700 Spring 2023 - Li

Spice: R<sub>2</sub>=1K, C<sub>1</sub>=10pF, C<sub>2</sub>=20pF






Penn ESE 3700 Spring 2023 - Li

# Magnitude of Noise on Driven Line (preclass 3)

- Magnitude of diversion depends on relative time constants
  - $\tau_1 << \tau_2$   $\tau_1 >> \tau_2$


  - $\tau_1 \sim = \tau_2$






## Magnitude of Noise on Driven Line

- Magnitude of diversion depends on relative time constants
  - $\tau_1 << \tau_2$ 
    - full diversion, then recover
  - $\tau_1 >> \tau_2$ 
    - Drive capacitor (C<sub>2</sub>) faster than line 1 can change
      - little noise
  - $\tau_1 \sim = \tau_2$ 
    - Somewhere in between






\*\*\* spice deck for cell test\_cap\_twores{sch} from library test  $\tau_1 << \tau_2$  $\tau_1 = \tau_2$  $\tau_1 >> \tau_2$ 0.8 0.6 >0.4 0.2 0 1e-08 1.5e-08 5e-09 2e-08 0 S

Penn ESE 3700 Spring 2023 - Li

# Switching Line with Finite Drive


- What impact does the presence of the neighbour line have on the switching line?
  - All previous questions were about noise on nonswitching wire
  - Finite drive (R)






Simultaneous Transition

What happens if lines transition in opposite directions?






- What happens if lines transition in opposite directions?
  - Must charge C<sub>1</sub> by 2V
  - Or looks like 2C<sub>1</sub> between wires







### Simultaneous Transition

□ What happens if lines transition in same direction?






- □ What happens if lines transition in same direction?
  - Looks like no coupling capacitor!



#### Where Does it Arise?











#### Standard Cell Area






 Will be capacitively coupled to many adjacent wires of varying degrees





- Smaller and higher density DRAMs leads to increase electromagnetic interactions between memory cells
- Rapid wordline switching can affect adjacent words causing them to flip



# Noise Implications


- So what if we have noise?
- If the noise is less than the noise margin, nothing happens
- Static CMOS logic will eventually settle to correct output even if disturbed by large noise spikes
  - But glitches cause extra delay
  - Also cause extra power from false transitions
- Dynamic logic never recovers from glitches
  - Can't correct mid-cycle, need precharge nodes
- Memories and other sensitive circuits also can produce the wrong result



- Goal: achieve delay, area, power goals with acceptable noise
- Degrees of freedom:




- Goal: achieve delay, area, power goals with acceptable noise
- Degrees of freedom:






- Goal: achieve delay, area, power goals with acceptable noise
- Degrees of freedom:





- □ Long wires are inductive
  - Avoid them
  - Especially on power supplies
- Bypass capacitors help
- □ Capacitance is everywhere
  - Especially between adjacent wires
- □ Will get "noise" from crosstalk
- Clocked and driven wires
  - Slow down transitions
- Undriven wires voltage changed
- □ Can cause spurious transitions Penn ESE 3700 Spring 2023 - Li





#### Project 2

Final report due Friday 4/26

#### Final Exam

- Date: 5/3 (W)
- Location: TBD
- Time: 3:00pm -5:00pm



Prof. André DeHon (University of Pennsylvania)
Prof. Tania Khanna (University of Pennsylvania)