

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Lec 19: April 19, 2023
Crosstalk



1

Today



- Crosstalk
 - Characterization
 - Magnitude
 - Avoiding
 - Design practices

Penn ESE 3700 Spring 2023 - Li

2

Capacitance

- There are capacitors everywhere
- We already talked about
 - Wires modeled as a distributed RC network
- Parasitic capacitances between terminals on transistor



Penn ESE 3700 Spring 2023 - Li

3

Capacitance Everywhere

- Potentially a capacitor between any two conductors
 - On the chip
 - On the package
 - On the board
- All wires
 - Package pins
 - PCB traces (what you did in lab)
 - Cable wires
 - Bit/word lines

Penn ESE 3700 Spring 2023 - Li

4

Capacitance...

- ...decreases with conductor separation
- ...increases with size
- ...depends on dielectric


$$C = \epsilon_r \epsilon_0 \frac{A}{d}$$

Penn ESE 3700 Spring 2023 - Li

5

Wire Capacitance

- Changes in voltage on one wire may couple through parasitic capacitance to an adjacent wire



Penn ESE 3700 Spring 2023 - Li

6

Crosstalk

- A wire has high capacitance to its neighbor.
 - When the neighbor switches from 1-> 0 or 0->1, the wire tends to switch too.
 - Called capacitive *coupling* or *crosstalk*.
- Crosstalk effects
 - Noise on non-switching wires
 - Increased delay on switching wires

Penn ESE 3700 Spring 2023 - Li

7


Qualitative



8

Undriven Wire

- What happens to undriven wire?
- Where do we have undriven wires?




Penn ESE 3700 Spring 2023 - Li

9

Driven Wire

- What happens to a driven "neighbor" wire?
 - One wire switches
 - Neighbors driven but not switch
 - What happens to neighbors?



Penn ESE 3700 Spring 2023 - Li

10

Clocked Logic

- CMOS driven lines
- Clocked logic
 - Willing to wait to settle/evaluate
- Impact is on delay
 - May increase delay of transitions

Penn ESE 3700 Spring 2023 - Li

11

Quantitative



12

Isolated Wire RC

$R = \frac{\rho L}{A}$

$C = \epsilon_d \frac{A}{d}$

Penn ESE 3700 Spring 2023 - Li

13

Isolated Wire RC

$R = \frac{\rho L}{A}$

$C = \epsilon_d \frac{A}{d}$

Penn ESE 3700 Spring 2023 - Li

14

Wire step response (preclass 1)

- Step response for isolated wire?

Penn ESE 3700 Spring 2023 - Li

15

Undriven Adjacent Wire (preclass 2)

- V_1 transitions from 0 to V
 - How big is the noise on V_2 ?

Penn ESE 3700 Spring 2023 - Li

16

Undriven Adjacent Wire

- V_1 transitions from 0 to V
 - How big is the noise on V_2 ?

$$I(t) = C \frac{dV(t)}{dt}$$

Penn ESE 3700 Spring 2023 - Li

17

Undriven Adjacent Wire

- V_1 transitions from 0 to V
 - How big is the noise on V_2 ?

$$I(t) = C \frac{dV(t)}{dt}$$

$$C_1 \frac{d(V_1(t) - V_2(t))}{dt} = C_2 \frac{dV_2(t)}{dt}$$


Penn ESE 3700 Spring 2023 - Li

18

Undriven Adjacent Wire

- V_1 transitions from 0 to V


- How big is the noise on V_2 ?



Penn ESE 3700 Spring 2023 - Li

19


SPICE $C_1=10\text{pF}$, $C_2=20\text{pF}$



Penn ESE 3700 Spring 2023 - Li

20

SPICE $C_1=10\text{pF}$, $C_2=20\text{pF}$




Penn ESE 3700 Spring 2023 - Li

21

Good (?) Capacitance

- High capacitance to ground plane (C_2)
- Limits node swing from adjacent conductors




$$V_2 = \left(\frac{C_1}{C_1 + C_2} \right) V_1$$

Penn ESE 3700 Spring 2023 - Li

22

Driven Adjacent Wire (preclass 2)

- What happens when neighbor line is driven?




Penn ESE 3700 Spring 2023 - Li

23

Driven Adjacent Wire


- What happens when neighbor line is driven?

- Recovers with time constant: $R_2(C_1 + C_2)$




Penn ESE 3700 Spring 2023 - Li

24



25



26

Magnitude of Noise on Driven Line (preclass 3)

- Magnitude of diversion depends on relative time constants
 - $\tau_1 \ll \tau_2$
 - $\tau_1 \gg \tau_2$
 - $\tau_1 \sim \tau_2$

Penn ESE 3700 Spring 2023 - Li


27

Magnitude of Noise on Driven Line

- Magnitude of diversion depends on relative time constants
 - $\tau_1 \ll \tau_2$
 - full diversion, then recover
 - $\tau_1 \gg \tau_2$
 - Drive capacitor (C_2) faster than line 1 can change
 - little noise
 - $\tau_1 \sim \tau_2$
 - Somewhere in between

Penn ESE 3700 Spring 2023 - Li

28



29

Switching Line with Finite Drive


- What impact does the presence of the neighbour line have on the switching line?
 - All previous questions were about noise on non-switching wire
 - Finite drive (R)

Penn ESE 3700 Spring 2023 - Li

30

Simultaneous Transition

- What happens if lines transition in opposite directions?




Penn ESE 3700 Spring 2023 - Li

31

Simultaneous Transition

- What happens if lines transition in opposite directions?
 - Must charge C_1 by 2V
 - Or looks like $2C_1$ between wires




Penn ESE 3700 Spring 2023 - Li

32

Simultaneous Transition

- What happens if lines transition in same direction?




Penn ESE 3700 Spring 2023 - Li

33

Simultaneous Transition

- What happens if lines transition in same direction?
 - Looks like no coupling capacitor!



Penn ESE 3700 Spring 2023 - Li


34

Where Does it Arise?



35

Interconnect Cross Section



Penn ESE 3700 Spring 2023 - Li

36

Standard Cell Area

All cells uniform height

Width of channel determined by routing

Cell area

Penn ESE 3700 Spring 2023 - Li

37

Wires

- Will be capacitively coupled to many adjacent wires of varying degrees

Penn ESE 3700 Spring 2023 - Li

38

Rowhammer Attack

- Smaller and higher density DRAMs leads to increase electromagnetic interactions between memory cells
- Rapid wordline switching can affect adjacent words causing them to flip

A RAS Data R/W CAS

Penn ESE 3700 Spring 2023 - Li

39

Noise Implications

- So what if we have noise?
 - If the noise is less than the noise margin, nothing happens
 - Static CMOS logic will eventually settle to correct output even if disturbed by large noise spikes
 - But glitches cause extra delay
 - Also cause extra power from false transitions
 - Dynamic logic never recovers from glitches
 - Can't correct mid-cycle, need precharge nodes
 - Memories and other sensitive circuits also can produce the wrong result

Penn ESE 3700 Spring 2023 - Li

40

Wire Engineering

- Goal: achieve delay, area, power goals with acceptable noise
- Degrees of freedom:

Penn ESE 3700 Spring 2023 - Li

41

Wire Engineering

- Goal: achieve delay, area, power goals with acceptable noise
- Degrees of freedom:
 - Width
 - Spacing
 - Layer

Penn ESE 3700 Spring 2023 - Li



42

Wire Engineering

- Goal: achieve delay, area, power goals with acceptable noise

- Degrees of freedom:

- Width
- Spacing
- Layer
- Shielding




Penn ESE 3700 Spring 2023 - Li

43

Idea

- Long wires are inductive
 - **Avoid** them
 - Especially on power supplies
- Bypass capacitors help
- Capacitance is everywhere
 - Especially between adjacent wires
- Will get “noise” from crosstalk $V_2 = V_1 + B e^{-\frac{R}{2L}} e^{j\sqrt{\frac{1}{LC}(\frac{R}{2L})^2}}$
- Clocked and driven wires
 - Slow down transitions
- Undriven wires voltage changed
- Can cause spurious transitions



Penn ESE 3700 Spring 2023 - Li

44

Admin

- Project 2
 - Final report due Friday 4/26
- Final Exam
 - Date: 5/3 (W)
 - Location: TBD
 - Time: 3:00pm -5:00pm

Penn ESE 3700 Spring 2023 - Li

45

Acknowledgement

- Prof. André DeHon (University of Pennsylvania)
- Prof. Tania Khanna (University of Pennsylvania)

Penn ESE 3700 Spring 2023 - Li

46