

# ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Lec 2: January 18, 2023  
Transistor Introduction and  
Gates from Transistors



## Today


- Transistors – MOSFET
- Zero-th order transistor model
  - Good enough for [what?]
- Basic Digital Gates
- Boolean Logic
  - Basic Algebra
  - Minimum Sum of Products/K-maps
- How to construct static CMOS gates
  - Gate function identification (preclass)
  - CMOS gate structure
    - Pullup/pulldown networks

## Transistor

- Electrical switch to conduct electricity
  - Instead of physically connecting conducting materials to conduct electricity, apply a voltage to conduct



## MOSFET




$$V_{GS} = V_G - V_S$$

$$V_{DS} = V_D - V_S$$


$$I_D = f(V_{DS}, V_{GS})$$

- Metal Oxide Semiconductor Field Effect Transistor
  - Primary **active** component for the term
  - Three terminal device
    - Voltage at gate controls conduction between two other terminals (source, drain)


## MOSFET – IV Characteristics



## MOSFET – IV Characteristics



## MOSFET – IV Characteristics




Penn ESE 3700 Spring 2023 - Li

7

7

## MOSFET – Zeroeth Order Model




- Ideal Switch
  - $V_{GS} > V_{th} \rightarrow$  switch is closed, conducts
  - $V_{GS} < V_{th} \rightarrow$  switch is open, does not conduct
- Gate draws no current from input
  - Loads input capacitively (gate capacitance)

Penn ESE 3700 Spring 2023 - Li

8

8

## MOSFET – Zeroeth Order Model




Penn ESE 3700 Spring 2023 - Li

9

9

## MOSFET - Symmetric

- Switch turned on for positive  $V_{GS}$ 
  - Which side is drain or source?



Penn ESE 3700 Spring 2023 - Li


10

10

## MOSFET – N-Type

- Switch turned on for positive  $V_{GS}$

$$V_D > V_S$$



$V_{th,n} > 0$   
 $V_{GS} > V_{th,n}$   
 to conduct

Penn ESE 3700 Spring 2023 - Li

11


11

## MOSFET – N-Type, P-Type


- Switch turned on for positive  $V_{GS}$
- Switch turned on for negative  $V_{GS}$

$$V_D > V_S$$

$$V_S > V_D$$



$V_{th,n} > 0$   
 $V_{GS} > V_{th,n}$   
 to conduct



Penn ESE 3700 Spring 2023 - Li

12

12

### MOSFET – N-Type, P-Type

- Switch turned on for positive  $V_{GS}$
- Switch turned on for negative  $V_{GS}$

$V_D > V_S$        $V_S > V_D$

$V_{th,n} > 0$   
 $V_{GS} > V_{th,n}$   
 to conduct

$V_{th,p} < 0$   
 $V_{GS} < V_{th,p}$   
 to conduct

Penn ESE 3700 Spring 2023 - Li 13

### MOSFET – N-Type, P-Type

- Switch turned on for positive  $V_{GS}$
- Switch turned on for negative  $V_{GS}$

$V_D > V_S$        $V_S > V_D$

$V_{th,n} > 0$   
 $V_{GS} > V_{th,n}$   
 to conduct

$|V_{th,p}| > 0$   
 $|V_{GS}| > |V_{th,p}|$   
 to conduct

Penn ESE 3700 Spring 2023 - Li 14

13

14

### Apply zero-order model

Note S, D annotation on this slide (won't be labeled in future)  
 Why is it this way?

Penn ESE 3700 Spring 2023 - Li 15

15

### Apply zero-order model?

What happens when  $V_{in} = V_{dd} > V_{thn}$ ?

$V_{th,p} = -V_{th,n}$   
 $V_{GS} = V_G - V_S$

Penn ESE 3700 Spring 2023 - Li 16

16

### Apply zero-order model?

What happens when  $V_{in} = V_{dd} > V_{thn}$ ?

$V_{th,p} = -V_{th,n}$   
 $V_{GS} = V_G - V_S$

Penn ESE 3700 Spring 2023 - Li 17

17

### Apply zero-order model?

What happens when  $V_{in} = V_{dd} > V_{thn}$ ?

$V_{th,p} = -V_{th,n}$   
 $V_{GS} = V_G - V_S$

$V_{GS} = V_G - V_S = V_{dd} > V_{th,n}$

Penn ESE 3700 Spring 2023 - Li 18

18

Apply zero-order model?

What happens when  $V_{in} = V_{dd} > V_{thn}$ ?

$V_{th,p} = -V_{th,n}$   
 $V_{GS} = V_G - V_S$

$V_{GS} = V_G - V_S = V_{dd} > V_{th,n}$

Penn ESE 3700 Spring 2023 - Li 19

19

Apply zero-order model?

What happens when  $V_{in} = V_{dd} > V_{thn}$ ?

$V_{th,p} = -V_{th,n}$   
 $V_{GS} = V_G - V_S$

$V_{GS} = V_G - V_S = V_{dd} > V_{th,n}$

Penn ESE 3700 Spring 2023 - Li 20

20

Apply zero-order model?

What happens when  $V_{in} = V_{dd} > V_{thn}$ ?

$V_{th,p} = -V_{th,n}$   
 $V_{GS} = V_G - V_S$

$V_{GS} = 0 > V_{th,p}$

$V_{GS} = V_G - V_S = V_{dd} > V_{th,n}$

Penn ESE 3700 Spring 2023 - Li 21

21

Apply zero-order model?

What happens when  $V_{in} = V_{dd} > V_{thn}$ ?

$V_{th,p} = -V_{th,n}$   
 $V_{GS} = V_G - V_S$

$V_{GS} = 0 > V_{th,p}$

$|V_{GS}| = 0 < |V_{th,p}|$

$V_{GS} = V_G - V_S = V_{dd} > V_{th,n}$

Penn ESE 3700 Spring 2023 - Li 22

22

Apply zero-order model?

What happens when  $V_{in} = V_{dd} > V_{thn}$ ?

$V_{th,p} = -V_{th,n}$   
 $V_{GS} = V_G - V_S$

$|V_{GS}| = 0 < |V_{th,p}|$

$V_{GS} = V_G - V_S = V_{dd} > V_{th,n}$

Penn ESE 3700 Spring 2023 - Li 23

23

Apply zero-order model?

What happens when  $V_{in} = V_{dd} > V_{thn}$ ?

$V_{th,p} = -V_{th,n}$   
 $V_{GS} = V_G - V_S$

$|V_{GS}| = 0 < |V_{th,p}|$

$V_2 = Gnd = 0$

$V_{GS} = V_G - V_S = V_{dd} > V_{th,n}$

Penn ESE 3700 Spring 2023 - Li 24

24

Apply zero-order model?

What happens when  $V_{in} = V_{dd} > V_{thn}$ ?  $V_{th,p} = -V_{th,n}$   
 $V_{GS} = V_G - V_S$

$V_{GS} = 0 < |V_{th,p}|$

$V_2 = Gnd = 0$

$V_{GS} = V_G - V_S = V_{dd} > V_{th,n}$

Penn ESE 3700 Spring 2023 - Li 25

25

Apply zero-order model?

What happens when  $V_{in} = V_{dd} > V_{thn}$ ?  $V_{th,p} = -V_{th,n}$   
 $V_{GS} = V_G - V_S$

$V_{GS} = 0 < |V_{th,p}|$

$V_2 = Gnd = 0$

$V_{GS} = 0 < V_{th,n}$

$V_{GS} = V_G - V_S = V_{dd} > V_{th,n}$

Penn ESE 3700 Spring 2023 - Li 26

26

Apply zero-order model?

What happens when  $V_{in} = V_{dd} > V_{thn}$ ?  $V_{th,p} = -V_{th,n}$   
 $V_{GS} = V_G - V_S$

$V_{GS} = 0 < |V_{th,p}|$

$V_2 = Gnd = 0$

$V_{GS} = 0 < V_{th,n}$

$V_{GS} = V_G - V_S = V_{dd} > V_{th,n}$

Penn ESE 3700 Spring 2023 - Li 27

27

Apply zero-order model?

What happens when  $V_{in} = V_{dd} > V_{thn}$ ?  $V_{th,p} = -V_{th,n}$   
 $V_{GS} = V_G - V_S$

$V_{GS} = 0 < |V_{th,p}|$

$V_2 = Gnd = 0$

$V_{GS} = 0 < V_{th,n}$

$V_{GS} = V_G - V_S = V_{dd} > V_{th,n}$

Penn ESE 3700 Spring 2023 - Li 28

28

Apply zero-order model?

What happens when  $V_{in} = V_{dd} > V_{thn}$ ?  $V_{th,p} = -V_{th,n}$   
 $V_{GS} = V_G - V_S$

$V_{GS} = 0 < |V_{th,p}|$

$V_{GS} = -V_{dd} < V_{th,p}$

$V_2 = Gnd = 0$

$V_{GS} = 0 < V_{th,n}$

$V_{GS} = V_G - V_S = V_{dd} > V_{th,n}$

Penn ESE 3700 Spring 2023 - Li 29

29

Apply zero-order model?

What happens when  $V_{in} = V_{dd} > V_{thn}$ ?  $V_{th,p} = -V_{th,n}$   
 $V_{GS} = V_G - V_S$

$V_{GS} = 0 < |V_{th,p}|$

$V_{GS} = -V_{dd} < V_{th,p}$

$|V_{GS}| = V_{dd} > |V_{th,p}|$

$V_2 = Gnd = 0$

$V_{GS} = 0 < V_{th,n}$

$V_{GS} = V_G - V_S = V_{dd} > V_{th,n}$

Penn ESE 3700 Spring 2023 - Li 30

30

### Apply zero-order model?

What happens when  $V_{in} = V_{dd} > V_{th,p}$ ?

$V_{th,p} = -V_{th,n}$   
 $V_{GS} = V_G - V_S$

$|V_{GS}| = 0 < |V_{th,p}|$

$V_{GS} = -V_{dd} < V_{th,p}$

$V_2 = Gnd = 0$

$V_{out} = V_{dd}$

$V_{GS} = 0 < V_{th,n}$

$V_{GS} = V_G - V_S = V_{dd} > V_{th,n}$

Penn ESE 3700 Spring 2023 - Li 31

31

### Apply zero-order model?

What happens when  $V_{in} = 0$ ?

$V_{th,p} = -V_{th,n}$   
 $V_{GS} = V_G - V_S$

$V_{GS} = 0 < V_{th,p}$

$V_{GS} = 0 < V_{th,n}$

$V_{out} = 0$

Penn ESE 3700 Spring 2023 - Li 32

32

### Zeroeth Order Model

- Allows us to reason (mostly) at logic level about steady-state functionality of typical gate circuits before worrying about performance (speed, power, etc.) details

Penn ESE 3700 Spring 2023 - Li 33

33

### What is missing in Zeroeth Order Model?

- Delay
  - Parasitic capacitances and resistances
- Dynamics
- Zeroeth Order captures behaviour if our circuit is **not**:
  - Capacitively loaded, acyclic (if there are Loops)

Penn ESE 3700 Spring 2023 - Li 34

34

### Digital Logic

Penn ESE 3700 Spring 2023 - Li

35

### Basic Digital Gates

NOT  $Y = \bar{X}$

AND  $Y = A \cdot B$

OR  $Y = A + B$

X	Y
0	1
1	0


A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

Penn ESE 3700 Spring 2023 - Li 36

36

## Basic Digital Gates




Penn ESE 3700 Spring 2023 - Li

37

37

## Basic Digital Gates



Penn ESE 3700 Spring 2023 - Li

38

38

## Boolean Algebra

TABLE 2-3  
Basic Identities of Boolean Algebra


1. $X + 0 = X$	2. $X \cdot 1 = X$	
3. $X + 1 = 1$	4. $X \cdot 0 = 0$	
5. $X + X = X$	6. $X \cdot X = X$	
7. $X + \overline{X} = 1$	8. $X \cdot \overline{X} = 0$	
9. $\overline{\overline{X}} = X$		
10. $X + Y = Y + X$	11. $XY = YX$	Commutative
12. $X + (Y + Z) = (X + Y) + Z$	13. $X(YZ) = (XY)Z$	Associative
14. $X(Y + Z) = XY + XZ$	15. $X + YZ = (X + Y)(X + Z)$	Distributive
16. $\overline{X + Y} = \overline{X} \cdot \overline{Y}$	17. $\overline{X \cdot Y} = \overline{X} + \overline{Y}$	DeMorgan's

Penn ESE 3700 Spring 2023 - Li

39

39

## Combination



Penn ESE 3700 Spring 2023 - Li


40

40

## Boolean Expressions

- Sum-of-products form (SOP)
  - Eg.  $ABC + DEF + GHI$
- Product-of-sums form (POS)
  - Eg.  $(A+B+C)(D+E+F)(G+H+I)$

- Convert between the two with Boolean algebra




Penn ESE 3700 Spring 2023 - Li

41

41

## Combination



Penn ESE 3700 Spring 2023 - Li

42

42

## Canonical Form

- Every minterm in your expression has every variable

Row Number	A	B	C	f
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	0
6	1	1	0	1
7	1	1	1	1

Penn ESE 3700 Spring 2023 - Li

43

43

## Canonical Form

- Every minterm in your expression has every variable

Row Number	A	B	C	f
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	1
4	1	0	0	0
5	1	0	1	0
6	1	1	0	1
7	1	1	1	1

$$f(A, B, C) = ABC + \overline{A}BC + \overline{A}\overline{B}C$$


Penn ESE 3700 Spring 2023 - Li

44

44

## What is a K(arnaugh)-map?

- A grid of squares (representing truth table)
- Each square represents one minterm
- The minterms are ordered according to **Gray code**
  - Only one variable changes between adjacent squares
- Squares on edges are considered adjacent to squares on opposite edges
  - Le Table wraps around
- K-maps are clumsy with more than 4 variables




Penn ESE 3700 Spring 2023 - Li

45

45


## K-map Examples (Preclass 1)

- 2-variable



$$\text{Eg: } Z = A'B' + AB' + A'B$$

- 3-variable




Penn ESE 3700 Spring 2023 - Li

46

46


## K-map Examples (Preclass 2)

- 2-variable



$$\text{Eg: } Z = A'B' + AB' + A'B$$

- 3-variable



$$\text{Eg: } Z = A'B'C' + A'B + ABC' + AC$$

Penn ESE 3700 Spring 2023 - Li

47

47

CMOS Gates




Penn ESE 3700 Spring 2023 - Li

48



## How to construct static CMOS gates




□ Complementary Metal Oxide Semiconductor

Penn ESE 3700 Spring 2023 - Li

49

## What gate is this? Preclass 3



Hint: use zero order model to make a truth table


Penn ESE 3700 Spring 2023 - Li

50

49

50

## What gate is this?




Penn ESE 3700 Spring 2023 - Li

51

51

## What gate is this? Preclass 4




What is f in minimum-sum-of-products form?

Penn ESE 3700 Spring 2023 - Li

52

52

## What gate is this?




Penn ESE 3700 Spring 2023 - Li

53

53

## What gate is this?




Penn ESE 3700 Spring 2023 - Li

54

54

## Static CMOS Gate Structure



Penn ESE 3700 Spring 2023 - Li

55

55

## CMOS


- Complementary Metal Oxide Semiconductor
- Uses *complementary* transistors
  - NMOS, PMOS
- Pull-down and pull-up networks are *complements* of each other
  - Only one network active (on) at a time to charge or discharge output to  $V_{dd}$  or Gnd respectively

Penn ESE 3700 Spring 2023 - Li

56

56

## Static CMOS Gate Structure



- Drives rail-to-rail
  - Power rails are  $V_{dd}$  and Gnd
  - output is  $V_{dd}$  or Gnd
- Input connects to gates  
→ load is capacitive
- Once output node is charged doesn't use energy (no static current)
- Output actively driven


Penn ESE 3700 Spring 2023 - Li

57

57

## Gate Design Example Preclass 5

- Design gate to perform:  $f = (\bar{a} + \bar{b}) \cdot \bar{c}$
- Strategy:
  1. Use static CMOS structure
  2. Design PMOS pullup for  $f$
  3. Use DeMorgan's Law to determine  $f'$
  4. Design NMOS pulldown for  $f'$




Penn ESE 3700 Spring 2023 - Li

58

58

## Gate Design Example

- Design gate to perform:  $f = (\bar{a} + \bar{b}) \cdot \bar{c}$
- PMOS Pullup for  $f$




Penn ESE 3700 Spring 2023 - Li

59

59

## Gate Design Example

- Design gate to perform:  $f = (\bar{a} + \bar{b}) \cdot \bar{c}$
- What is  $f'$ ?
  - DeMorgan's Law



Penn ESE 3700 Spring 2023 - Li


60

60

## Gate Design Example

Design gate to perform:  $f = (\bar{a} + \bar{b}) \cdot \bar{c}$

Design NMOS pulldown for  $f'$




Penn ESE 3700 Spring 2023 - Li

61

61

## Gate Design Example

Design gate to perform:  $f = (\bar{a} + \bar{b}) \cdot \bar{c}$




Penn ESE 3700 Spring 2023 - Li

62

62

## Inverting Stage

Each stage of Static CMOS gate is inherently inverting




Penn ESE 3700 Spring 2023 - Li

63

63

## NAND/NOR Fundamental Gates



Penn ESE 3700 Spring 2023 - Li

64

64


## How implement OR?

Penn ESE 3700 Spring 2023 - Li

65

65

## How implement OR?



Penn ESE 3700 Spring 2023 - Li

66

66

## Cascading Stages

- Can always cascade “stages” to build more complex gates
- Could simply build nor2 or nand2 at circuit level and assemble arbitrary logic by combining – universality
  - but may not be smallest/fastest/least power

67

## Implement: $f = a \cdot \bar{b}$


- Pullup?
- Pulldown?

Hint: use cascading stages

68

## Implement: $f = a \cdot \bar{b}$

- Pullup?
- Pulldown?



69


## Big Idea

- MOSFET Transistor as switch
- Functionality-driven simplified modeling (Zero order)
  - Aid reasoning
  - Sanity check
  - Simplify design
- CMOS Gate Design
  - Complementary pull-up and pull-down networks

70

## Big Idea

- Systematic construction of any gate from transistors
  1. Use static CMOS structure
  2. Design PMOS pullup for  $f$
  3. Use DeMorgan's Law to determine  $f'$
  4. Design NMOS pulldown for  $f'$



71

## Admin

- HW 1 out – due 1/27
  - Will take time to learn Electric CAD tool, start early
- Monday (1/23) – no lecture, Lab in Detkin
- Wednesday (1/25) regular physical lecture in LRSM 112B
- TA office hours announced on Ed Discussion (Mon- Friday)

72

## Acknowledgement

---

- Prof. André DeHon (University of Pennsylvania)
- Prof. Tania Khanna (University of Pennsylvania)