

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Lec 3: January 25, 2023
 Transistor First Order Model, Delay, and RC Response



1

Today

- Transistor First-Order Model
- RC Charging
 - RC Step Response Curve
- What is the C?
 - Capacitive load on logic gate output node
- What is the R?
 - Equivalent output resistance on the current path driving the output node
- Approximating and Measuring Delay
 - Tau estimate!


Penn ESE 3700 Spring 2023 – Li

2

Final Voltage? (Preclass 1)

Assume V_{in} is 0 for $t < 0$ and steps to 1V at $t = 0$.

What value does $V_{measure}$ take on as $t \rightarrow \infty$?



Penn ESE 3700 Spring 2023 – Li


3

3

Final Voltage?

Assume V_{in} is 0 for $t < 0$ and steps to 1V at $t = 0$.

What value does $V_{measure}$ take on as $t \rightarrow \infty$?




Penn ESE 3700 Spring 2023 – Li

4

4

Final Voltage?

□ Bonus question: Which one will settle faster?



A

B

Penn ESE 3700 Spring 2023 – Li


5

5

Final Voltage?

Assume V_{in} is 0 for $t < 0$ and steps to 1V at $t = 0$.

What value does $V_{measure}$ take on as $t \rightarrow \infty$?



Penn ESE 3700 Spring 2023 – Li


6

6

Final Voltage?

Assume V_{in} is 0 for $t < 0$ and steps to 1V at $t = 0$.

What value does $V_{measure}$ take on as $t \rightarrow \infty$?



Penn ESE 3700 Spring 2023 – Li

7

7

Conclude?


- DC/Steady-State
 - Ignore the capacitors
 - Look like “open circuit”

Penn ESE 3700 Spring 2023 – Li

8

8

MOSFET – Zeroeth Order Model




- Ideal Switch
 - $V_{GS} > V_{th} \rightarrow$ switch is closed, conducts
 - $V_{GS} < V_{th} \rightarrow$ switch is open, does not conduct
- Gate draws no current from input
 - Loads input capacitively (gate capacitance)

Penn ESE 3700 Spring 2023 – Li

9

9

First Order Model




- Switch
 - Loads gate input capacitively
 - C_g
 - Has finite drive strength
 - R_{on}

Penn ESE 3700 Spring 2023 – Li

10

10

First Order Model




- Switch
 - Loads gate input capacitively
 - C_g
 - Has finite drive strength
 - R_{on}

Penn ESE 3700 Spring 2023 – Li

11

11


First Order Model - PMOS




Penn ESE 3700 Spring 2023 – Li

12


12




13




14




15



16




17



18


Zero-Order Model to Set Switches



What is V_{IN} for this switch pattern?

19

CMOS Buffer Gate - First Order




ESE215 problem

Leaves an RC Circuit we can analyze

20


CMOS Buffer Gate - First Order



Look at intermediary node V_2
 Connected to output of stage 1 and input of stage 2

21


CMOS Buffer Gate - First Order



What is equivalent circuit for the gate output of stage 1 driving V_2 ? What is load on the output of stage 1?

22


CMOS Buffer Gate - First Order



Stage 1 equivalent circuit for the gate output
 Load on V_2
 Capacitive, input of stage 2

23

CMOS Buffer Gate - First Order



Stage 1 equivalent circuit for the gate output
 Load on V_2
 Capacitive, input of stage 2

24

CMOS Buffer Gate - First Order

□ What is time constant of V_2 when V_{in} switches from V_{DD} to 0?

Penn ESE 3700 Spring 2023 – Li 25

25

CMOS Buffer Gate - First Order

□ What is time constant of V_2 when V_{in} switches from V_{DD} to 0?

▪ $\tau = 2R_{on}C_g$

Penn ESE 3700 Spring 2023 – Li 26

26

First-Order Model

- Includes settling times/delay
- Voltage settling with capacitive loads
 - At least some basis for reasoning about delay

Penn ESE 3700 Spring 2023 – Li 27

27

What is still missing?

IV curve

1st Order

Penn ESE 3700 Spring 2023 – Li 28

28

What is still missing?

IV curve

1st Order

Penn ESE 3700 Spring 2023 – Li 29

29

What is still missing?

- What happens at intermediate voltages?
 - When the input is not rail-to-rail (not just gnd or V_{dd} inputs)
- Details of dynamics, including...
 - Input transition is not an ideal step
 - Intermediate drive strengths change with V_{GS}
 - Drain resistance changes
- Sub-threshold operation
 - When $V_{gs} < V_{th}$

Penn ESE 3700 Spring 2023 – Li 30

30


Design: Engineering Control

- V_{th}
 - Process engineer
- Drive strength (R_{on})
 - Circuit engineer
 - Control with sizing transistors
- Supply voltages (V_{dd})
 - Range set by process engineer
 - Detail use by circuit engineer

Penn ESE 3700 Spring 2023 – Li

31

Wire Resistance



$$R = \frac{\rho L}{A}$$


- Sanity check
 - Wire twice as long = resistors in series
 - Wire twice as wide = resistors in parallel

Penn ESE 3700 Spring 2023 – Li

32

Wire Capacitance

$$C = \epsilon_d \frac{A}{d}$$



- Sanity check
 - Wire twice as long = capacitors in parallel
 - Wire twice as wide = capacitors in parallel

Penn ESE 3700 Spring 2023 – Li

33


There are always Rs and Cs

- Every wire (connection) has resistance
- Every wire has capacitance
- (Every wire has inductance)
 - More later
- Dominant effects
 - $R_{big} + R_{small} \approx R_{big}$ ($R_{wire} \ll R_{on}$)?
 - $C_{big} || C_{small} \approx C_{big}$ ($C_{wire} \ll C_p$)?
 - Today more likely ($C_{wire} >> C_p$)

Penn ESE 3700 Spring 2023 – Li

34

90% Rise Time? (preclass 2a)




What is final $V_{measure}$?
What is time constant, τ ?

Penn ESE 3700 Spring 2023 – Li

35

Governing Equations? (KCL)




- KCL @ $V_{measure}$
 - Kirchoff's Current Law
 - Sum of all currents into a node = 0
 - Current entering a node = current exiting a node
 - $I_R = I_C$

Penn ESE 3700 Spring 2023 – Li

36

Governing Equations? (KCL)



$$I_R = I_C$$

$$\frac{V_R}{R} = C \frac{dV_C}{dt}$$


$$\frac{V_{in} - V_{measure}}{R} = C \frac{dV_{measure}}{dt}$$

Penn ESE 3700 Spring 2023 - Li

37

37

Governing Equations? (KCL)



$$I_R = I_C$$

$$\frac{V_R}{R} = C \frac{dV_C}{dt}$$

$$\frac{V_{in} - V_{measure}}{R} = C \frac{dV_{measure}}{dt}$$

$$0 = \frac{dV_{measure}}{dt} + \frac{1}{RC} V_{measure} - \frac{V_{in}}{RC}$$

$$V_{measure} = V_{in} \left(1 - e^{-t/RC} \right)$$


$$\tau = RC$$

Penn ESE 3700 Spring 2023 - Li

38

38

What does look like?



$$V_{measure} = V_{in} \left(1 - e^{-t/RC} \right)$$

Penn ESE 3700 Spring 2023 - Li

39

39

Shape of Curve (preclass 1b)

t (in ps)	$e^{-t/RC}$	$1 - e^{-t/RC}$
0		
0.1		
1		
2		
2.3		


$$V_{in}=1 \quad V_{measure} = V_{in} \left(1 - e^{-t/RC} \right)$$

Penn ESE 3700 Spring 2023 - Li

40

40

Rise Time: 10—90%



$$t_{rise} \sim 2.2\text{ps} \sim 2.2\tau$$

Penn ESE 3700 Spring 2023 - Li

41

41

Shape of Curve (preclass 2c)

t (in ps)	$e^{-t/RC}$	$1 - e^{-t/RC}$
0	1	0
0.1	0.9	0.1 10%
1	$1/e = 0.37$	0.66
2	$1/e^2 = 0.14$	0.86
2.3	0.1	0.9 90%

$$V_{in}=1 \quad V_{measure} = V_{in} \left(1 - e^{-t/RC} \right)$$

At what time is $V_{measure}$ 50% of its value?

Penn ESE 3700 Spring 2023 - Li

42

42

Shape of Curve (preclass 2c)

t (in ps)	$e^{-t/RC}$	$1-e^{-t/RC}$
0	1	0
0.1	0.9	0.1 10%
0.69	0.5	0.5 50%
1	$1/e = 0.37$	0.66
2	$1/e^2 = 0.14$	0.86 90%
2.3	0.1	0.9


$V_{in}=1$

$$V_{measure} = V_{in} \left(1 - \left(e^{-t/RC} \right) \right)$$

Penn ESE 3700 Spring 2023 - Li

43

Delay Time: 50% (in)—50% (out)



$$t_{PLH} \sim .69ps \sim .69\tau$$


Penn ESE 3700 Spring 2023 - Li

44

43

44

Propagation Delay Definitions




Penn ESE 3700 Spring 2023 - Li

45

45

Rise/Fall Times




Penn ESE 3700 Spring 2023 - Li

46

46

Delay Time: 50% (in)—50% (out)




Penn ESE 3700 Spring 2023 - Li

47

47

Voltage Waveform at Output/Input Node



Penn ESE 3700 Spring 2023 - Li


48

48

Voltage Waveform at Output/Input Node

R_{drive} from looking into output stages and wires

C_{load} from looking into input stages and wires



Penn ESE 3700 Spring 2023 – Li

49

49

What is C?



50

Capacitance

- Wire
- Fanout -- Total gate load
 - Logical Gate
 - MOSFET gate

Penn ESE 3700 Spring 2023 – Li

51

51

Fanout

- Number of things to which a gate output connects


Penn ESE 3700 Spring 2023 – Li

52

52

Fanout in Circuit

- Output routed to many gate inputs




Penn ESE 3700 Spring 2023 – Li

53

53

Fanout in Circuit (preclass 3)

- Maximum fanout?
- Second?
- Min?




Penn ESE 3700 Spring 2023 – Li

54

54

Fanout in Circuit

- Maximum fanout?
- Second?
- Min?




Penn ESE 3700 Spring 2023 – Li

55

55

Fanout in Circuit

- Maximum fanout?
- Second?
- Min?




Penn ESE 3700 Spring 2023 – Li

56

56

Fanout in Circuit

- Maximum fanout?
- Second?
- Min?




Penn ESE 3700 Spring 2023 – Li

57

57

Fanout in Circuit

- Maximum fanout?
- Second?
- Min?




Penn ESE 3700 Spring 2023 – Li

58

58

MOSFET Capacitance

- “load of 1”?
- Capacitive




Penn ESE 3700 Spring 2023 – Li

59

59

MOSFET Capacitance

- “load of 1”?
- Capacitive



Penn ESE 3700 Spring 2023 – Li

60

60

Lumped Capacitive Load

$$C_{load} = \sum_{i \in fanout} C_{G_i} + \sum_{i \in wires} C_{w_i}$$


61

What is R?



62


Resistance



- Wire resistance
 - From supply (Vdd or Gnd) to transistor source
 - From transistor output to gate it is driving
- Transistor equivalent resistance (R_{on})

63


Equivalent Resistance



64

Equivalent Resistance (preclass 4)


- What resistances might transistors contribute?
 - How many cases?
 - Assume $R_{on} = R_{on,p} = R_{on,n}$



65

Equivalent Resistance (preclass 4)

- What resistances might transistors contribute?
 - How many cases?
 - Assume $R_{on} = R_{on,p} = R_{on,n}$



66


Input	Rout
00	
01	
10	
11	

Rise/Fall Times

- Rise and Fall time may differ

- Why?
- What is worst case?
- What is best case?

Input	Rout
00	$R_{on}/2$
01	R_{on}
10	R_{on}
11	$2R_{on}$



Penn ESE 3700 Spring 2023 – Li

67

67

Lumped Resistive Source

$$R_{drive} = R_{tr,net} + \sum_{i \in wires} R_{w_i}$$


$R_{tr,net}$ = transistor network resistance = parallel and series combination of R_{tr}

Penn ESE 3700 Spring 2023 – Li

68

68

Voltage Waveform at Output/Input Node



Penn ESE 3700 Spring 2023 – Li

69


69

Measuring Delay



70

Measuring Gate Propagation Delay



- Next stage starts to switch before first finishes
- Measure from 50% of input swing to 50% of output swing

Penn ESE 3700 Spring 2023 – Li

71

71


Characterizing Gate/Technology

- Delay measure of a logic gate will be
 - Function of load on logic gate
 - Function of input signal rise time
 - Which, in turn, may be a function of input loading from the driving logic gate

Penn ESE 3700 Spring 2023 – Li

72


72




- ### Characterizing Gate/Technology
- Delay measure will be
 - Function of load on gate
 - Function of input signal rise time
 - Which, in turn, may be a function of input loading
 - Want to understand typical delay times
 - Allows us to compare designs with a (somewhat) normalized delay metric
- Penn ESE 3700 Spring 2023 – Li 74

73


74




75



76



77



78

Big Ideas

- MOSFET Transistor as switch
 - With limited drive
- Purpose-driven simplified modeling
 - Aid reasoning, sanity check, simplify design
- Analysis methodology
 - Zero order to understand switch state (logic)
 - First-order to get equivalent RC circuit (delay)


79

Admin

- HW 1 due 1/27 (Friday)
 - Leave enough time to submit on Canvas
 - If it records as after midnight will use up a late day
- HW2 out 1/27 (Friday) – due 2/3
- Setup Spice Work Flow
 - access to electric, setup for spice, run ngspice
 - See tool guides on website
 - <https://www.seas.upenn.edu/~ese3700/#tools>
 - read spice style guide on webpage:
 - https://www.seas.upenn.edu/~ese3700/spring2023/handouts/spice_style_guide.pdf


80

Ring Oscillator (Optional)




81

Ring Oscillator (Optional)




82

Ring Oscillator (Optional)




$$C_{load,1} = C_{load,2} = C_{load,3} \text{ and } INV1 = INV2 = INV3 = SYM\ INV$$




83

Ring Oscillator (Optional)



84

Ring Oscillator (Optional)




Penn ESE 3700 Spring 2023 – Li

85

85

Ring Oscillator (Optional)



Penn ESE 3700 Spring 2023 – Li

86

86

Acknowledgement

- Prof. André DeHon (University of Pennsylvania)
- Prof. Tania Khanna (University of Pennsylvania)

Penn ESE 3700 Spring 2023 – Li

87

87