ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Lec 6: February 6, 2023
MOS Transistor Operating Regions
Part 2, Parasitics



Today

- Operating Regions
 - Resistive
 - Saturation
 - Subthreshold
 - Velocity Saturation
- □ Short Channel Effects
 - lacksquare V_{th}
 - Drain Induced Barrier Lowering
- Capacitance





Carrier Velocity

- Model assumes carrier velocity increases with field
 - Increases with voltage proportionally to mobility

$$v = \mu_n \cdot \frac{V_{DS}}{L_{eff}} = \left(\frac{\mu_n}{L_{eff}}\right) V_{DS}$$




Carrier Velocity

- Model assumes carrier velocity increases with field
 - Increases with voltage proportionally to mobility

$$v = \mu_n \cdot \frac{V_{DS}}{L_{eff}} = \left(\frac{\mu_n}{L_{eff}}\right) V_{DS}$$







Preclass 1

• (a) What is the electrical field in the channel?

$$L_{eff} = 25nm, V_{DS} = 1V$$

Uniform Field =
$$\frac{V_{DS}}{L_{eff}}$$

Velocity:

$$v = F \cdot \mu_n$$

- □ Electron mobility: $\mu_n = 500cm^2 / (V \cdot s)$
- (b) What is the electron velocity?



Moving Charge

$$I = \left(\frac{1}{R}\right)V$$

- □ I increases
 linearly in V
- □ What's I?



Moving Charge

$$I = \left(\frac{1}{R}\right)V$$

■ I increases linearly in V

□ What's I?

- $\Delta Q/\Delta t$
- Speed at which charge moves



Moving Charge

$$I = \left(\frac{1}{R}\right)V$$

■ I increases linearly in V

□ What's I?

- $\Delta Q/\Delta t$
- Speed at which charge moves


$$Field = \frac{V_{DS}}{L_{eff}}, v = \mu_n \cdot F$$

$$v = \mu_n \cdot \frac{V_{DS}}{L_{eff}} = \left(\frac{\mu_n}{L_{eff}}\right) V_{DS}$$

Velocity increases linearly in V

□ What's a moving electron?


Carrier Velocity



Electric Field E_v (V/cm)


- □ Velocity
 - increases for increasing field with slope of mobility

Carrier Velocity



Velocity –

- increases for increasing field with slope of mobility
- saturates for increasing field
 - More likely to hit the critical field in short channel




Short Channel

- Model assumes carrier velocity increases with field
 - Increases with voltage proportionally to mobility
- □ There is a limit to how fast carriers can move
 - Limited by scattering effects
 - $\sim 10^5 \text{m/s}$
- Encounter *velocity saturation* when channel short
 - Modern processes, L is short enough to reach this region of operation



Velocity Saturation (Preclass 1)


- □ (c) At what voltage do we hit the speed limit 10⁵m/s?
 - \blacksquare L_{eff}=25nm, V_{ds}=1V
 - V_{DSAT} = voltage at which velocity (current) saturates





Our current model equation:

$$I_{DS} = \mu_n C_{OX} \left(\frac{W}{L} \right) \left[\left(V_{GS} - V_{th} \right) V_{DS} - \frac{V_{DS}^2}{2} \right]$$



Our current model equation:

$$I_{DS} = \mu_n C_{OX} \left(\frac{W}{L}\right) \left[\left(V_{GS} - V_{th}\right) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$V_{DS} = V_{DSAT} \Rightarrow I_{DS} = \mu_n C_{OX} \left(\frac{W}{L} \right) \left[\left(V_{GS} - V_{th} \right) V_{DSAT} - \frac{V_{DSAT}^2}{2} \right]$$

Our current model equation:

$$I_{DS} = \mu_n C_{OX} \left(\frac{W}{L}\right) \left[\left(V_{GS} - V_{th}\right) V_{DS} - \frac{V_{DS}^2}{2} \right]$$


$$V_{DS} = V_{DSAT} \Rightarrow I_{DS} = \mu_n C_{OX} \left(\frac{W}{L} \right) \left[\left(V_{GS} - V_{th} \right) V_{DSAT} - \frac{V_{DSAT}^2}{2} \right]$$

$$I_{DS} = \left(\mu_n \frac{V_{DSAT}}{L} \right) C_{OX} W \left[\left(V_{GS} - V_{th} \right) - \frac{V_{DSAT}}{2} \right]$$

Our current model equation:


$$I_{DS} = \mu_n C_{OX} \left(\frac{W}{L}\right) \left[\left(V_{GS} - V_{th}\right) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$\begin{split} V_{DS} &= V_{DSAT} \Rightarrow I_{DS} = \mu_n C_{OX} \bigg(\frac{W}{L} \bigg) \bigg[\Big(V_{GS} - V_{th} \Big) V_{DSAT} - \frac{V_{DSAT}^2}{2} \bigg] \\ I_{DS} &= \bigg(\mu_n \frac{V_{DSAT}}{L} \bigg) C_{OX} W \bigg[\Big(V_{GS} - V_{th} \Big) - \frac{V_{DSAT}}{2} \bigg] \\ I_{DS} &\approx v_{sat} C_{OX} W \bigg[\Big(V_{GS} - V_{th} \Big) - \frac{V_{DSAT}}{2} \bigg] \end{split}$$




Long Channel

Short Channel



(a) Long-channel device ($L_d = 10 \mu m$)






(b) Short-channel device ($L_d = 0.25 \mu m$)

Short Channel

- Once velocity saturates we can still increase current with parallelism
 - Effectively make a wider device

$$I_{DS} \approx v_{sat} C_{OX} W \left[\left(V_{GS} - V_{th} \right) - \frac{V_{DSAT}}{2} \right]$$




Threshold






Short Channel Effects – V_T Reduction



 V_{T0} (short channel) = V_{T0} - ΔV_{T0}



Short Channel Effects – V_T Reduction



 V_{T0} (short channel) = V_{T0} - ΔV_{T0}





Short Channel Effects - DIBL

- Drain Induced Barrier Lowering
 - V_T Reduction with Drain Bias

Long Channel

Short Channel









Short Channel Effects - DIBL

- Drain Induced Barrier Lowering
 - V_T Reduction with Drain Bias




Short Channel Effects - DIBL

- Drain Induced Barrier Lowering
 - V_T Reduction with Drain Bias



Long Channel

Short Channel




Threshold Reduction Impact





In a Gate?

- □ What does it impact most?
 - Which device, has large V_{ds} ?
 - How does this effect operation?
 - Speed of switching?
 - Leakage?



Capacitance







Simplified Design Flow

- Design a circuit to perform a function with specified minimum speed and optimized power (minimized with an upper bound)
 - Zero order model to design topology
 - First order model to meet speed spec
 - Rise/fall times, propagation delay, gate capacitance, output stage equivalent resistance
 - Transistor IV curves
 - Iterative SPICE simulation tweak knobs to optimize for power (switching (dynamic), leakage (static), etc.)


Capacitance

□ First order: gate input looks like a capacitor





- □ Today:
 - Capacitance is not constant
 - Capacitance not physically to gnd
 - Modeled as such



Capacitance Setup





Capacitance

- Modeled gate with a capacitor to ground
- ...but ground isn't really one of our terminals
 - Don't connect directly to it
 - ...source and body are often at ground... G S n⁺ n⁺ depletion region p-substrate

Capacitance (Preclass 2)

- Four Terminals
- How many combinations?
 - 4 things taken 2 at a time?






Capacitances

GS, GB, GD, SB, DB, SD S S C_{SB} GS G C_{SD} C_{GD} C_{GD} DB DB II C_{GB} G S D n⁺ n⁺ depletion region p-substrate

Capacitance Decomposition



MOSFET Parasitic Capacitance




- Any two conductors separated by an insulator form a parallel-plate capacitor
- □ Two types
 - Extrinsic Outside the box (e.g. junction, overlap)
 - Intrinsic Inside the box (e.g. gate-to-channel)







■ What is the capacitive implication of gate/source and gate/drain overlap?



Overlap


□ Length of overlap?





$$C = \varepsilon_r \varepsilon_0 \frac{A}{d}$$

$$C_o = \varepsilon_{ox} \frac{W(L_{drawn} - L_{effective})/2}{t_{ox}}$$




$$C = \varepsilon_r \varepsilon_0 \frac{A}{d}$$

$$C_{OX} = \frac{\varepsilon_{OX}}{t_{OX}}$$

$$C_o = \varepsilon_{ox} \frac{W(L_{drawn} - L_{effective})/2}{t_{ox}}$$

$$C_o = \frac{1}{2} C_{ox} W \left(L_{drawn} - L_{effective} \right)$$



$$C = \varepsilon_r \varepsilon_0 \frac{A}{d}$$

$$C_{OX} = \frac{\varepsilon_{OX}}{t_{OX}}$$

$$C_o = \varepsilon_{ox} \frac{W(L_{drawn} - L_{effective})/2}{t_{ox}}$$


$$C_o = \frac{1}{2}C_{ox}W(L_{drawn} - L_{effective}) = C_{GSO} = C_{GDO}$$


Junction Capacitances



Junction (diffusion) Capacitance

- \square n⁺ contacts are formed by doping = diffusion
- Depletion under diffusion region (bottom-plate)
 - Due to reverse biased PN junction
 - Bottom-plate junction capacitance, C_i
- Depletion around perimeter (sidewall) of diffusion region
 - Sidewall junction capacitance, C_{jsw}







Penn ESE3700 Spring 2023

Junction (Diffusion) Capacitance

- \Box C_j Bottom-plate junction capacitance (F/Area)
- □ C_{jsw} Sidewall junction capacitance (F/Length)
- \Box L_S length of diffusion region







$$C_{diff} = C_j L_S W +$$

Junction (Diffusion) Capacitance

- \Box C_j Bottom-plate junction capacitance (F/Area)
- Arr C_{jsw} Sidewall junction capacitance (F/Length)
- \Box L_S length of diffusion region






$$C_{diff} = C_j L_S W + C_{jsw} (2L_S + W)$$

Gate-to-channel



MOSFET Parasitic Capacitance




- Any two conductors separated by an insulator form a parallel-plate capacitor
- □ Two types
 - Extrinsic Outside the box (e.g. junction, overlap)
 - Intrinsic Inside the box (e.g. gate-to-channel)



Gate-to-Bulk Capacitance


- Looks like parallel plate capacitance
- □ Two components:
 - What is C_{GC} ? (C_{GCS} , C_{GCD})
 - What is C_{GCB} ?





Gate-to-Channel Capacitance


- Looks like parallel plate capacitance
- □ Two components: Case: Strong Inversion (small Vds)
 - \mathbf{C}_{GC}
 - C_{GCB}



Gate-to-Channel Capacitance

- Looks like parallel plate capacitance
- □ Two components: Case: Strong Inversion
 - \mathbf{C}_{GC}
 - $\mathbf{C}_{GCB} = 0$

$$C_{GC} = C_{ox}WL_{effective}$$




Gate-to-Channel Capacitance

- Looks like parallel plate capacitance
- □ Two components: Case: Strong Inversion
 - C_{GC} Split evenly between S and D

$$C_{GB}=0$$

$$C_{GC} = C_{ox}WL_{effective}$$


$$C_{GCS} = C_{GCD} = \frac{1}{2}C_{ox}WL_{effective}$$



Gate-to-Source Capacitance

□ Channel + Overlap

$$C_{GS} = C_{GCS} + C_{GSO}$$




Gate-to-Source Capacitance

□ Channel + Overlap

$$C_{GS} = C_{GCS} + C_{GSO}$$

$$C_{GS} = \frac{1}{2}C_{OX}W(L_{drawn} - L_{effective}) + \frac{1}{2}C_{OX}WL_{effective}$$

$$C_{GS} = \frac{1}{2}C_{OX}WL_{drawn}$$




Gate-to-Drain Capacitance

□ Channel + Overlap


$$C_{GD} = C_{GCD} + C_{GDO}$$

$$C_{GD} = \frac{1}{2}C_{OX}W(L_{drawn} - L_{effective}) + \frac{1}{2}C_{OX}WL_{effective}$$

$$C_{GD} = \frac{1}{2} C_{OX} W L_{drawn}$$









$$\bullet$$
 $V_{GS} = 0 \rightarrow C_{GC} = 0$, $C_{GCB} = WLC_{ox}$






- \Box What happens to capacitance here as V_{GS} increases?
 - Capacitor plate distance?







- □ Capacitance is initially dominated by Gate-to-bulk capacitance ($C_{GCS,D}$ =0)
- ullet Gate-to-bulk capacitance drops as V_{GS} increases toward V_{th}



Capacitance vs $V_{GS}(V_{DS}=0)$




Saturation Capacitance?




Saturation Capacitance?


- Source end of channel in inversion
- Voltage at drain end of channel at or below threshold
- Capacitance shifts to source
 - Total capacitance reduced



Saturation Capacitance



Saturation Capacitance




Capacitance Roundup

$$\Box$$
 $C_{GS} = C_{GCS} + C_{GSO}$

$$\Box$$
 $C_{GD} = C_{GCD} + C_{GDO}$

$$\Box$$
 $C_{GB} = C_{GCB}$




Operation Region	C_{GCB}	C _{GCS}	C_{GCD}	C_{GC}	C_{G}
Subthreshold					
Linear					
Saturation					


Operation Region	C_{GCB}	C_{GCS}	C_{GCD}	C_{GC}	C_{G}
Subthreshold					
Linear	0	$C_{OX}WL/2$	$C_{OX}WL/2$		
Saturation					

$$C_{GCS} = C_{GCD} = \frac{1}{2}C_{ox}WL_{effective}$$

Operation Region	C_{GCB}	C_{GCS}	C_{GCD}	C_{GC}	C_{G}
Subthreshold	$C_{OX}WL$	0	0		
Linear	0	$C_{OX}WL/2$	$C_{OX}WL/2$		
Saturation					



Operation Region	C_{GCB}	C_{GCS}	C_{GCD}	C_{GC}	C_G
Subthreshold	$C_{OX}WL$	0	0		
Linear	0	$C_{OX}WL/2$	$C_{OX}WL/2$		
Saturation	0	$(2/3)C_{OX}WL$	0		



Operation Region	C _{GCB}	+ C _{GCS} +	- C _{GCD}	C _{GC}	C_{G}
Subthreshold	$C_{OX}WL$	0	0	$C_{OX}WL$	
Linear	0	$C_{OX}WL/2$	$C_{OX}WL/2$	$C_{OX}WL$	
Saturation	0	$(2/3)C_{OX}WL$	0	$(2/3)C_{OX}WL$	

Operation Region	C_{GCB}	C_{GCS}	C_{GCD}	C_{GC}	C_{G}
Subthreshold	$C_{OX}WL$	0	0	$C_{OX}WL$	$C_{OX}WL+2C_{O}$
Linear	0	$C_{OX}WL/2$	$C_{OX}WL/2$	$C_{OX}WL$	$C_{OX}WL+2C_{O}$
Saturation	0	$(2/3)C_{OX}WL$	0	$(2/3)C_{OX}WL$	(2/3)C _{OX} WL +2C _O

$$C_o = \frac{1}{2}C_{ox}W(L_{drawn} - L_{effective}) = C_{GSO} = C_{GDO}$$





Big Idea


□ 3+ Regions of operation for MOSFET

ds (Amps)

- Subthreshold
- Linear
- Saturation
 - Pinch Off
- Velocity Saturation, DIBL
 - Short channel










Big Idea

- Capacitance
 - To every terminal
 - Voltage dependent







Admin

- □ HW3 out now due 2/10 (Friday)
 - Takes time! Learning curve for how to debug
 - Don't forget the demo/video of SPICE workflow
- Monday Lecture Cancelled 2/13
- □ Midterm 1 Postponed to Wednesday 2/15
 - 1:30pm-3:30pm (Tentative) in LRSM 112B
 - See Ed Discussion
 - Midterm 1 Review session 2/8
 - See Ed Discussion



Acknowledgement

- □ Prof. André DeHon (University of Pennsylvania)
- Prof. Tania Li (University of Pennsylvania)

One Implication (Optional)

Feedback Capacitance Cgd






Step Response? (Preclass 3)

□ Vin steps from 0 to 1, what does Vout look like as a function of time


Initial voltage?





Step Response


Voltage peaking!





Impact of C_{GD}

- \Box What does C_{GD} do to the switching response here?
 - V₂
 - V_{out}



Impact of C_{GD}

*** spice deck for cell flat_inv{sch} from library test

