ESE3700: Circuit-Level Modeling, Design and Optimization for Digital Systems

Lec 16: April 8, 2024 Dynamic Logic








Dynamic (Clocked) Logic

- Strategy
- Form
- Compare CMOS







Latch Timing Issues



Tx Gate Implementation of Mux/D-Latch




Controller/Controlled ET Flip Flop





Stg 1: Controller


Stg 2: Controlled



Register Implementation (Preclass 1bcd)

Stg 1: Controller

Stg 2: Controlled



Timing Properties (Preclass 1bcd)

- Assume propagation delays are t_{pd_inv} and t_{pd_tx}, and that the inverter delay to drive !clk is 0
- Set-up time? time before rising edge of clk that D must be valid
- Propagation delay? time from $clk \rightarrow Q$
- Hold time? time D must be stable after rising edge of clk




- Assume propagation delays are t_{pd_inv} and t_{pd_tx}, and that the inverter delay to derive !clk is 0
- Set-up time time before rising edge of clk that D must be valid
 - $t_{su} = 3 * t_{pd_{inv}} + t_{pd_{tx}}$
- **\Box** Propagation delay time for Q_M to reach Q

•
$$t_{c-q} = t_{pd_inv} + t_{pd_tx}$$


Hold time - time D must be stable after rising edge of clk

•
$$t_{hold} = zero$$











- Breaking logic up with registers allows circuit to run at high frequency
 - Inputs decoupled from outputs
- Clock discipline simplifies logic composition
 - Abstracts many internal timing details
 - Just concerned with making clock period long enough
- Design Discipline keeping data stable around clock edge
 - Setup, hold time determined by latch circuit
 - Worst case and minimum $Clk \rightarrow Q$ delay for latch




- Circuits typically operate in a clocked environment
 - Synchronous circuits
- Gives some additional structure we can exploit → dynamic logic

Dynamic Logic






- We would like to avoid driving both pullup/pulldown networks
 - reduce capacitive load
 - Power, delay






- We would like to avoid driving both pullup/pulldown networks
 - reduce capacitive load
 - Power, delay
- Ratioed Logic






- We would like to avoid driving bot pullup/pulldown networks
 - reduce capacitive load
 - Power, delay
- □ Ratioed Logic cons:
 - Large devices for ratioing
 - Meeting noise margins
 - Slow pullup
 - Static power






Use clock to disable pullup network during logic evaluation






- Use clock to disable pullup network during logic evaluation
- Define two phases
 - Pre-charge
 - Output pre-charged
 - Evaluation
 - Pulldown network evaluates gate logic






- Use CLK to disable pullup during evaluation
- What is Vout when:
 - /Pre=0, A=B=0?
 - /Pre=0 \rightarrow 1, A=B=0?
 - /Pre=1, A=0, B=0→1 ?






- Use CLK to disable pullup during evaluation
- What is Vout when:
 - /Pre=0, A=B=0?
 - $/Pre=0 \rightarrow 1, A=B=0?$
 - /Pre=1, A=0, B=0 \rightarrow 1 ?
- □ Sizing implication?
- □ Concerns?
- Requirements?






- □ Large load device
 - Driven by CLK—not data
 - Can pullup quickly without putting load on logic
- Single pulldown network
 - Don't have to size for ratio with pullup
 - Swings rail-to-rail









precharge evaluate (all outputs selectively switch $1 \rightarrow 0$)





















PROBLEM: ALL STAGES MUST EVALUATE SIMULTANEOUSLY SINGLE CLOCK DOES NOT PERMIT PIPELINING OF STAGES









- □ Single transition
 - Once transitioned, it is done \rightarrow like domino falling
- □ All inputs at 0 during precharge
 - "Outputs" pre-charged to 1 then inverted to 0
- Non-inverting gates fundamental gate



Cascaded Domino CMOS Logic Gates




Cascaded Domino CMOS Logic Gates




³²

Cascaded Domino CMOS Logic Gates










- Performance
 - $R_0/2$ input


•
$$R_{0p} = R_{0n}$$

- □ Compare to CMOS cases?
 - nor4
 - or4
 - nand4






- □ Precharge time?
- Driving input
 - With $R_0/2$ inverter
- Driving inverter?
- □ Self output Delay?






- Driving input
 - With R₀/2 inverter
- □ Self output Delay?





- Driving input
 - With R₀/2 inverter
- □ Self output Delay?





- Noise sensitive
 - During evaluation phase, when output is high it's floating and therefore more susceptible to noise
- Power
 - Eliminates static current*
 - Higher activity factor—always a 0→1 transition, large pre-charge device dissipates extra switching power



- Better (lower) ratio of input capacitance to drive strength
- Particularly good for
 - Driving large loads
 - Large fanin gates
- Harder to design with
 - Timing and polarity restrictions
 - Avoiding noise
 - Especially with today's high variation tech
- □ Can consume more energy



- Clock discipline simplifies logic composition
 - Breaking logic up with registers allows circuit to run at high frequency
 - Abstracts many internal timing details
 - Setup/Hold time, $clk \rightarrow q$ delay
 - Just concerned with making clock period long enough
- Dynamic/clocked logic
 - Only build/drive one pulldown network
 - Domino Logic
 - Fast transition propagation
 - Spend delay (capacitance) on pullup of critical path of logic
 - More complicated design, power dissipation
 - Reserve for when most needed



- □ Homework 6
 - Due Wednesday 4/10
- □ NEW Homework 7
 - Lab attendance based 4/22
 - Come to lab and turn in your worksheet for full credit.



Prof. André DeHon (University of Pennsylvania)
Prof. Jing Li (University of Pennsylvania)