

ESE3700: Circuit-Level Modeling, Design and Optimization for Digital Systems

Lec 16: April 8, 2024
Dynamic Logic

Hit record!






Today

- Dynamic (Clocked) Logic
 - Strategy
 - Form
 - Compare CMOS

Clocking




Latch Timing Issues




$$T \geq t_{c-q} + t_{plogic} + t_{su}$$


$$t_{cdregister} + t_{cdlogic} \geq t_{hold}$$



Tx Gate Implementation of Mux/D-Latch



Controller/Controlled ET Flip Flop





clk = 0 transparent

Controlled

hold

clk = 0 → 1 hold



transparent



Controller/Controlled Implementation

Stg 1: Controller

Stg 2: Controlled




Preclass 1a) Positive or negative?

Register Implementation (Preclass 1bcd)

Stg 1: Controller

Stg 2: Controlled




Controller transparent

Controlled hold

Controller hold

Controlled transparent



t_{pd_inv} = delay of inverter

t_{pd_tx} = delay of TX gate



Timing Properties (Preclass 1bcd)


- ❑ Assume propagation delays are t_{pd_inv} and t_{pd_tx} , and that the inverter delay to drive !clk is 0
- ❑ **Set-up time?** - time before rising edge of clk that D must be valid
- ❑ **Propagation delay?** - time from clk \rightarrow Q
- ❑ **Hold time?** - time D must be stable after rising edge of clk

Timing Properties

- Assume propagation delays are t_{pd_inv} and t_{pd_tx} , and that the inverter delay to derive $!clk$ is 0
- **Set-up time** - time before rising edge of clk that D must be valid
 - $t_{su} = 3 * t_{pd_inv} + t_{pd_tx}$
- **Propagation delay** - time for Q_M to reach Q
 - $t_{c-q} = t_{pd_inv} + t_{pd_tx}$
- **Hold time** - time D must be stable after rising edge of clk
 - $t_{hold} = \text{zero}$



Setup Time Simulation




$t_{\text{su}} = 0.21 \text{ ns}$

works correctly



Setup Time Simulation





Clocking Highlights

- ❑ Breaking logic up with registers allows circuit to run at high frequency
 - Inputs decoupled from outputs
- ❑ Clock discipline simplifies logic composition
 - Abstracts many internal timing details
 - Just concerned with making clock period long enough
- ❑ Design Discipline – keeping data stable around clock edge
 - Setup, hold time – determined by latch circuit
 - Worst case and minimum $\text{Clk} \rightarrow \text{Q}$ delay for latch



Clocking


- ❑ Circuits typically operate in a clocked environment
 - Synchronous circuits
- ❑ Gives some additional structure we can exploit →
dynamic logic

Dynamic Logic




Motivation

- We would like to avoid driving both pullup/pulldown networks
 - reduce capacitive load
 - Power, delay





Motivation

- ❑ We would like to avoid driving both pullup/pulldown networks
 - reduce capacitive load
 - Power, delay
- ❑ Ratioed Logic





Motivation

- ❑ We would like to avoid driving both pullup/pulldown networks
 - reduce capacitive load
 - Power, delay
- ❑ Ratioed Logic cons:
 - Large devices for ratioing
 - Meeting noise margins
 - Slow pullup
 - Static power




Idea

- Use clock to disable pullup network during logic evaluation




Idea

- ❑ Use clock to disable pullup network during logic evaluation
- ❑ Define two phases
 - Pre-charge
 - Output pre-charged
 - Evaluation
 - Pulldown network evaluates gate logic




Discuss (Preclass 2abc)

- ❑ Use CLK to disable pullup during evaluation
- ❑ What is V_{out} when:
 - $/Pre=0, A=B=0$?
 - $/Pre=0 \rightarrow 1, A=B=0$?
 - $/Pre=1, A=0, B=0 \rightarrow 1$?




Discuss (Preclass 2def)

- ❑ Use CLK to disable pullup during evaluation
- ❑ What is V_{out} when:
 - $/Pre=0, A=B=0$?
 - $/Pre=0 \rightarrow 1, A=B=0$?
 - $/Pre=1, A=0, B=0 \rightarrow 1$?
- ❑ Sizing implication?
- ❑ Concerns?
- ❑ Requirements?




Advantages



- ❑ Large load device
 - Driven by CLK—not data
 - Can pullup quickly without putting load on logic
- ❑ Single pulldown network
 - Don't have to size for ratio with pullup
 - Swings rail-to-rail





Cascaded Dynamic Logic




Cascaded Dynamic Logic




Cascaded Dynamic Logic





Cascaded Dynamic Logic



precharge evaluate (all outputs selectively switch 1 \rightarrow 0)




Cascaded Dynamic Logic



**PROBLEM: ALL STAGES MUST EVALUATE SIMULTANEOUSLY
 SINGLE CLOCK DOES NOT PERMIT PIPELINING OF STAGES**




Domino Logic




Requirements


- ❑ Single transition
 - Once transitioned, it is done → like domino falling
- ❑ All inputs at 0 during precharge
 - “Outputs” pre-charged to 1 then inverted to 0
- ❑ Non-inverting gates fundamental gate




Cascaded Domino CMOS Logic Gates




Cascaded Domino CMOS Logic Gates



Cascaded Domino CMOS Logic Gates



Domino or4 (Preclass 3)




Domino or4 (Preclass 3)

□ Performance

- $R_0/2$ input
- $R_{0p} = R_{0n}$


□ Compare to CMOS cases?

- nor4
- or4
- nand4




Domino or4 (Preclass 3)

- ❑ Precharge time?
- ❑ Driving input
 - With $R_0/2$ inverter
- ❑ Driving inverter?
- ❑ Self output Delay?




CMOS NOR4 (Preclass 3)

- Driving input
 - With $R_0/2$ inverter
- Self output Delay?



CMOS NAND4 (Preclass 3)

- Driving input
 - With $R_0/2$ inverter
- Self output Delay?





Dynamic Logic Issues

- ❑ Noise sensitive
 - During evaluation phase, when output is high it's floating and therefore more susceptible to noise
- ❑ Power
 - Eliminates static current*
 - Higher activity factor—always a $0 \rightarrow 1$ transition, large pre-charge device dissipates extra switching power



Observe

- ❑ Better (lower) ratio of input capacitance to drive strength
- ❑ Particularly good for
 - Driving large loads
 - Large fanin gates
- ❑ Harder to design with
 - Timing and polarity restrictions
 - Avoiding noise
 - Especially with today's high variation tech
- ❑ Can consume more energy



Idea

- ❑ Clock discipline simplifies logic composition
 - Breaking logic up with registers allows circuit to run at high frequency
 - Abstracts many internal timing details
 - Setup/Hold time, $\text{clk} \rightarrow \text{q}$ delay
 - Just concerned with making clock period long enough
- ❑ Dynamic/clocked logic
 - Only build/drive one pulldown network
 - Domino Logic
 - Fast transition propagation
 - Spend delay (capacitance) on pullup of critical path of logic
 - More complicated design, power dissipation
 - Reserve for when most needed



Admin

- ❑ Homework 6
 - Due Wednesday 4/10
- ❑ NEW Homework 7
 - Lab attendance based 4/22
 - Come to lab and turn in your worksheet for full credit.



Acknowledgement

- ❑ Prof. André DeHon (University of Pennsylvania)
- ❑ Prof. Jing Li (University of Pennsylvania)