ESE3700: Circuit-Level Modeling, Design and Optimization for Digital Systems

Lec 5: February 7, 2024 MOS Model and Transistor Operating Regions, Part I



You are Here: Transistor Edition

- □ Previously: simple models (0th and 1st order)
 - Comfortable with basic functions and circuits
- □ This lecture and the next one
 - Detailed semiconductor discussion
 - MOSFET phenomenology
- **Rest** of term
 - Implications of the MOS device



- MOS Structure
- Basic Fabrication
- **Threshold**
- Operating Regions
 - Resistive
 - Saturation
 - Subthreshold
 - Velocity Saturation (next lecture)



Metal Oxide Semiconductor





- □ Metal gate
- Oxide insulator separating gate from semiconductor
 - Ideally: no conduction from gate to semiconductor
- □ Semiconductor between source and drain
- See why gate input is capacitive?



(MOS) Capacitor (preclass 1)

- Charge distribution and field?
- □ How much charge on plates?





- □ Semiconductor can behave as metal or insulator
- □ Voltage on gate induces an electrical field
- Induced field attracts (repels) charge in semiconductor to form a channel
 - Semiconductor can be switched between conducting and not conducting
 - Hence "Field-Effect" Transistor







- □ Contacts: Conductors → metallic
 - Connect to metal wires that connect transistors





- □ Start with Silicon wafer
- Dope silicon
- □ Grow Oxide (SiO₂)
- Deposit Metal
- Photoresist mask and etch to define where features go

https://youtu.be/35jWSQXku74?t=119 Time Code: 2:00-4:30



Doped Si









- □ Channel Length (L)
- □ Channel Width (W)
- Oxide Thickness (T_{ox})



- Process named by minimum length
 - 22nm → L=22nm



MOS Transistor Operation









NMOS









■ Depletion region around D/S→ excess carriers depleted





- MOS actually has four contacts
- Also effects fields
- □ Ideally substrate and source connected
 - Settle for substrate being <= source
 - Gnd for nmos (V_{dd} for pmos)





G



 \Box V_{GS}=0, V_{DS}=0





- Deplete excess positive charge under oxide
- Left with negative charge
 - Repel holes









- Surface builds electrons
 - Inverts to n-type
 - Draws electrons from n⁺ source terminal





□ Voltage where strong inversion occurs → threshold voltage

•
$$V_{th} \sim = 2 \mathbf{\Phi}_F$$





□ Voltage where strong inversion occurs → threshold voltage

•
$$V_{th} \sim = 2\phi_F$$

• Engineer by controlling doping $(N_A) \phi_F = \frac{kT}{q} \ln\left(\frac{N_A}{n_i}\right)$







Penn ESE3700 Spring 2024 - Khanna







 $\hfill\square$ $V_{GS}{>}V_{th}$ and V_{DS} small





- $\hfill\square$ $V_{GS}{>}V_{th}$ and V_{DS} small
- $\square V_{GS} \text{ fixed } \rightarrow \text{ looks like resistor}$
 - Current linear in V_{DS}

$$I_{DS} = \mu_n C_{OX} \left(\frac{W}{L}\right) \left[\left(V_{GS} - V_{th} \right) V_{DS} - \frac{V_{DS}^2}{2} \right]$$



- \Box V_{GS}>V_{th} and V_{DS} small
- $\square V_{GS} \text{ fixed } \rightarrow \text{ looks like resistor}$
 - Current linear in V_{DS}

$$I_{DS} = \mu_n C_{OX} \left(\frac{W}{L}\right) \left[\left(V_{GS} - V_{th}\right) V_{DS} - \frac{V_{DS}^2}{2} \right]$$
$$I_{DS} \approx \mu_n C_{OX} \left(\frac{W}{L}\right) \left(V_{GS} - V_{th}\right) V_{DS}$$
$$I_{DS} \propto V_{DS}$$

~0







 Reference: I_{ds} for single transistor with Vgs and Vds bias





\Box I_{ds} for identical transistors in parallel?





\Box I_{ds} for identical transistors in series?

• (Vds small)







Тох



- Doping not perfectly straight
- Spreads under gate
- Effective L smaller than draw gate width







$$I_{DS} = \mu_n C_{OX} \left(\frac{W}{L}\right) \left[\left(V_{GS} - V_{th}\right) V_{DS} - \frac{V_{DS}^2}{2} \right]$$



□ Shape dependence match Resistance intuition

- Wider = parallel resistors \rightarrow decrease R
- Longer = series resistors \rightarrow increase R

$$R = \frac{\rho L}{A}$$

$$I_{DS} = \mu_n C_{OX} \left(\frac{W}{L}\right) \left[\left(V_{GS} - V_{th} \right) V_{DS} - \frac{V_{DS}^2}{2} \right]$$



- **D** Think of channel as resistor
- Voltage varies along channel





□ What is voltage in the middle of a resistive medium?

- Relative to V1 and V2
- halfway between terminals




- □ Think of channel as resistor
- Voltage varies along channel
 - Serves as a voltage divider between V_S and V_D





□ What does voltage along the channel look like?





□ What does voltage along the channel look like?





□ What does voltage along the channel look like?





When voltage gap V_G-V_x drops below V_{th}, drops out of inversion





- When voltage gap V_G - V_x drops below V_{th} , drops out of inversion
 - Saturation Edge: $V_{DS} = V_{GS} V_{th} \rightarrow V_G V_X(@D) = ?$





- When voltage gap V_G-V_x drops below V_{th}, drops out of inversion
 - Deep Saturation: $V_{DS} > V_{GS} V_{th} \rightarrow V_G V_X(@D) = ?$





- □ When voltage gap V_G - V_x drops below V_{th} , drops out of inversion
 - Deep Saturation: $V_{DS} > V_{GS} V_{th} \rightarrow V_G V_X(@D) < V_{th}$ Upper limit on current, channel is "pinched off"





- When voltage gap V_G-V_x drops below V_{th}, drops out of inversion
 - What if $V_{DS} > V_{GS} V_{th}$?
 - Upper limit on current, channel is "pinched off"
 - For what x, is $V_G V(x) = V_T$?





- When voltage gap V_G-V_x drops below V_{th}, drops out of inversion
 - What if $V_{DS} > V_{GS} V_{th}$?
 - Upper limit on current, channel is "pinched off"
 - For what x, is $V_G V(x) = V_T$?





- When voltage along the channel drops below V_{th}, the channel drops out of inversion
 - Occurs when: $V_G V_X(@D) < V_{th} \rightarrow V_{DS} > V_{GS} V_{th}$

Conclusion:

• current cannot increase with V_{DS} once $V_{DS} > V_{GS} - V_T$

• Not true! More later...





• At edge of saturation, $V_{DS} = V_{GS} - V_T$

$$I_{DS} = \mu_n C_{OX} \left(\frac{W}{L}\right) \left[\left(V_{GS} - V_T\right) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

Becomes:



• At edge of saturation, $V_{DS} = V_{GS} - V_T$

$$I_{DS} = \mu_n C_{OX} \left(\frac{W}{L}\right) \left[\left(V_{GS} - V_T\right) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

Becomes:

$$I_{DS} = \mu_n C_{OX} \left(\frac{W}{L}\right) \left[\left(V_{GS} - V_T\right)^2 - \frac{\left(V_{GS} - V_T\right)^2}{2} \right]$$
$$I_{DS} = \frac{\mu_n C_{OX}}{2} \left(\frac{W}{L}\right) \left[\left(V_{GS} - V_T\right)^2 \right]$$





Channel Length Modulation







$$I_{DS} = \frac{\mu_n \cdot C_{ox}}{2} \frac{W}{L'} \left(V_{GS} - V_{T0} \right)^2 = \frac{\mu_n \cdot C_{ox}}{2} \frac{W}{L - \Delta L} \left(V_{GS} - V_{T0} \right)^2$$

MOSFET IV Characteristics - Saturation



$$\begin{split} I_{DS} &= \frac{\mu_n \cdot C_{ox}}{2} \frac{W}{L'} \left(V_{GS} - V_{T0} \right)^2 = \frac{\mu_n \cdot C_{ox}}{2} \frac{W}{L - \Delta L} \left(V_{GS} - V_{T0} \right)^2 \\ &= \frac{\mu_n \cdot C_{ox}}{2} \frac{W}{L \left(1 - \frac{\Delta L}{L} \right)} \left(V_{GS} - V_{T0} \right)^2 \\ &= \frac{\mu_n \cdot C_{ox}}{2} \frac{W}{L} \left(V_{GS} - V_{T0} \right)^2 \frac{1}{\left(1 - \frac{\Delta L}{L} \right)} \end{split}$$

MOSFET IV Characteristics - Saturation





Linear Region:
$$I_D = \mu_n \cdot C_{ox} \frac{W}{L} \left((V_{GS} - V_{T0}) V_{DS} - \frac{V_{DS}^2}{2} \right)$$

Saturation Region:
$$I_D = \frac{\mu_n \cdot C_{ox}}{2} \frac{W}{L} (V_{GS} - V_{T0})^2 (1 + \lambda \cdot V_{DS})$$



Penn ESE3700 Spring 2024 - Khanna





Penn ESE3700 Spring 2024 - Khanna





Penn ESE3700 Spring 2024 - Khanna



- Analogous phenomena to NMOS
- Opposite polarity
 - Negative $V_{th,\lambda}$
- Reason based on oppositely charged carriers



Above Threshold

Summary





 $\hfill\square$ $V_{GS}{>}V_{th}$ and V_{DS} small





[

In saturation,
$$V_{DS-effective} = V_x = V_{GS} - V_T$$

$$I_{DS} = \mu_n C_{OX} \left(\frac{W}{L}\right) \left[\left(V_{GS} - V_T\right) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

Becomes:

$$I_{DS} = \mu_n C_{OX} \left(\frac{W}{L}\right) \left[\left(V_{GS} - V_T\right)^2 - \frac{\left(V_{GS} - V_T\right)^2}{2} \right]$$
$$I_{DS} = \frac{\mu_n C_{OX}}{2} \left(\frac{W}{L}\right) \left[\left(V_{GS} - V_T\right)^2 \right]$$





Subthreshold





- Transition from insulating to conducting is nonlinear, but not abrupt
- Current does flow below threshold
 - But exponentially dependent on V_{GS}





- Transition from insulating to conducting is nonlinear, but not abrupt
- Current does flow below threshold
 - But exponentially dependent on V_{GS}





- We have an NPN sandwich, mobile minority carriers in the P region
- □ This is a BJT!
 - Except that the base potential is here controlled through a capacitive divider, and not directly an electrode





If
$$V_{GS} < V_{th}$$
,
 $I_{DS} = I_S \left(\frac{W}{L}\right) e^{\left(\frac{V_{GS} - V_{th}}{nkT/q}\right)}$

- Current is from the parasitic NPN BJT transistor when gate is below threshold and there is no conducting channel
 - n is the capacitive divider between parasitic capacitances
 - Typically 1 < n < 1.5

$$n = \frac{C_{js} + C_{ox}}{C_{ox}}$$



- □ What current flows in steady state?
- What causes (and determines) the magnitude of current flow?
- □ Which device?





• Call this steady-state current flow leakage

I_{ds,leakage}





Exponent in V_{GS} determines how steep the turnon is
Ids vs. Vgs NMOS

$$S = n \left(\frac{kT}{q}\right) \ln(10)$$

1e-09

0.2

0.6

0.8

0.4

V

Units: V/decade

• Every S Volts, I_{DS} is scaled by factor of 10

$$I_{DS} = I_{S} \left(\frac{W}{L}\right) e^{\left(\frac{V_{GS} - V_{th}}{nkT/q}\right)}$$



Subthreshold Slope Factor

 \Box Exponent in V_{GS} determines how steep the turnon is (-)

$$S = n \left(\frac{kT}{q}\right) \ln(10)$$

- Units: V/dec
- Every S Volts, I_{DS} is scaled by factor of 10
- □ *n* − depends on parasitic capacitance divider $n = \frac{C_{js} + C_{ox}}{C_{m}}$
 - $n=1 \rightarrow S=60 \text{mV}$ at Room Temp. (ideal)
 - $n=1.5 \rightarrow S=90 \text{mV}$
 - Single gate structure showing S=90-110mV


Subthreshold Slope Factor (Preclass 5)

□ If S=100mV and V_{th}=300mV, what is Ids(Vgs=300mV)/Ids(Vgs=0V) ?

$$S = n \left(\frac{kT}{q}\right) \ln(10)$$

Penn ESE3700 Spring 2024 - Khanna

Subthreshold Slope Factor (Preclass 5)

□ If S=100mV and V_{th}=300mV, what is Ids(Vgs=300mV)/Ids(Vgs=0V) ?

• What if S=60mV?

$$S = n \left(\frac{kT}{q}\right) \ln(10)$$

Penn ESE3700 Spring 2024 - Khanna



- Identify Region
- Understand governing equations
- Use region and equations to understand operation



Penn ESE3700 Spring 2024 - Khanna



- Semiconductor can act like metal or insulator
- Use electric field to modulate conduction state of semiconductor
- □ 3 Regions of operation for MOSFET
 - Linear
 - Saturation
 - With channel length modulation
 - Subthreshold





- □ HW 2 due 2/9 (Friday)
 - Make sure you label plots with node names (label nodes with relevant names, not just net0)
 - Reminder: OH every day of the week
- More Fabrication Videos:
 - From sand to silicon (intel) -<u>https://www.youtube.com/watch?v=Q5paWn7bFg4</u>
 - How microchips are made -<u>https://www.youtube.com/watch?v=F2KcZGwntgg</u>



- Prof. André DeHon (University of Pennsylvania)
- □ Prof. Jing Li (University of Pennsylvania)