## University of Pennsylvania Department of Electrical and System Engineering Circuit-Level Modeling, Design, and Optimization for Digital Systems

ESE3700, Spring 2024	Midterm 2	Wednesday, April 3
----------------------	-----------	--------------------

- Point values for each problem are denoted in exam. Point breakdown within problems varies.
- Calculators allowed. No smartphones.
- Closed book = No text or notes allowed.
- $V_{dd}=1$ V,  $V_{thn} = -V_{thp} = 250$ mV,  $\mu_n = \mu_p$ ,  $R_{p0} = R_{n0} = R_0$ , unless otherwise specified in problem.
- Unless otherwise noted, inputs driven by  $R_0$  drive with self load  $2\gamma C_0$ .



A model for the input driver is:

## Name:

Grade:

Q1	
Q2	
Q3	
Q4	
Total	

- 1. (25 pts) Assume:
  - $|V_{T_p}| = |V_{T_n}|$

  - $R_0$ =resistance of  $W_n = 1$  NMOS transistor  $\mu_n = 400 \text{ cm}^2/(V \cdot s), \ \mu_p = 200 \text{ cm}^2/(V \cdot s)$  (I.e.  $R_{p0} = 2R_{n0}$ )
  - $C_0$  = gate capacitance of  $W_n = 1$  transistor
  - $C_{diff}=0$
  - The output is loaded with a  $C_{Load} = 10C_0$
  - All inputs are driven by inverters with an output resistance of  $R_0/4$

Below is a CMOS circuit. Write the function of the design (no need to simplify) and size all devices for a worst-case output resistance of  $R_0/4$  in each stage. Calculate the worst-case delay in units of  $\tau$  including driving the inputs and worst case switching energy. Write all transistor sizes in the boxes next to each device.



Function	
Delay	
Dynamic Energy	

ESE3700

(You may continue problem 1 on this almost blank page.)

(This page intentionally left almost blank for pagination.)

2. (30pts) Estimate Delay for the following two implementations of a 4-to-1 multiplexer (mux4) circuit with four data inputs, d0, d1, d2, and d3, two select inputs, s0 and s1, and a single output, y.

For the rest of the problem assume:

- Inverter, and2, and or2 schematics given below.
- All transistors W=L=1.
- Give answers in terms of  $\tau$  and  $\gamma$ ;  $\gamma = C_{diff}/C_{gate}$ .
- Assume all inputs arrive at the same time and are driven by  $R_0$  drive with  $2\gamma C_0$  self load.
- The load on the output is  $8C_0$ .



(a) Below is a CMOS implementation of the mux4:



Report worst-case delay for the CMOS mux4 from the  $R_0$  input driver driving the inputs through driving the  $8C_0$  load on the output in units of  $\tau$ . Show individual stage delays for partial credit.

Delay	
-------	--

(b) Below is a pass transistor implementation of the mux4:



Report worst-case delay for the passT mux4 from the  $R_0$  input driver driving the inputs through driving the  $8C_0$  load on the output in units of  $\tau$ . Assume the same inputs drivers. Show individual stage delays for partial credit.

Delay				
-------	--	--	--	--

3. (25pts) Given below is a ratioed inverter with an input nMOS and pMOS load with its gate tied to ground. The voltage transfer characteristic is plotted for different sizes of Wn with  $V_{DD} = 0.8V$ . Design and size a circuit using only ratioed logic to implement the function  $\overline{Out} = A \cdot (B + \overline{B} \cdot C)$ . Your design should implement a drive of  $\frac{R_0}{3}$  and minimize input capacitance, such that  $V_{OL}$  and  $V_{OH}$  are within 25% of the supply rails. Clearly label all sizes for every transistor in your design.



- 4. (20 pts) Short Answer Questions: Answer the questions briefly. Include diagrams and equations as needed. Be clear in your explanation and handwriting.
  - A A 12mm long wire has a unit capacitance of 0.18pF per 1mm and unit resistance of  $20k\Omega$  per 1mm of wire. What is the delay of the wire using a distributed RC wire model?

**B** How would you simulate and measure the worst case delay in an 8-bit ripple-carry adder? Be specific.

**C** A CMOS inverter is designed with minimum sized devices. The threshold voltage of the nMOS and pMOS varies and both are larger in magnitude than the nominal value. What effect does this have on leakage energy of the inverter?

 ${\bf D}\,$  What is one advantage and one disadvantage of pass transistor logic?

**E** How is the delay of a gate affected by its fanout? Give a qualitative answer.