

ESE680-002 (ESE534): Computer Organization


Day 10: February 12, 2007
Empirical Comparisons



Penn ESE680-002 Spring2007 -- DeHon

Last Time

- Instruction Space Modeling



Penn ESE680-002 Spring2007 -- DeHon

2

Today

- Empirical Data
 - Custom
 - Gate Array
 - Std. Cell
 - Full
 - FPGAs
 - Processors
 - Tasks

Penn ESE680-002 Spring2007 -- DeHon

3

Empirical Comparisons

Penn ESE680-002 Spring2007 -- DeHon

4

Empirical


- Ground modeling in some concretes
- Start sorting out
 - custom vs. configurable
 - spatial configurable vs. temporal

Penn ESE680-002 Spring2007 -- DeHon

5



Full Custom

- Get to define all layers
- Use any geometry you like
- Only rules are process design rules
- ESE570



Penn ESE680-002 Spring2007 -- DeHon

6



MPGA

- Metal Programmable Gate Array
 - Resurrected as “Structured ASICs” [Wu&Tsai/SPD2004p103]
 - ...and already dead?...
 - <http://www.edn.com/blog/1690000169/post/250004825.html>
 - **Structured ASICs: what happened at LSI Logic?**
 - EDN, Oct. 2006
 - Still headed to \$1B business?
 - <http://www.elecdesign.com/Articles/Index.cfm?AD=1&AD=1&ArticleID=14442>
- Gates pre-placed (poly, diffusion)
- Only get to define metal connections
 - Cheap – only have to pay for metal mask(s)

Penn ESE680-002 Spring2007 -- DeHon



9

MPGA/SA vs. Custom?

<ul style="list-style-type: none"> • AMI CICC'83 <ul style="list-style-type: none"> – MPGA 1.0 – Std-Cell 0.7 • AMI CICC'04 <ul style="list-style-type: none"> – Custom 0.6 (DSP) – Custom 0.8 (DPath) • Toshiba DSP <ul style="list-style-type: none"> – Custom 0.3 	<ul style="list-style-type: none"> • Mosaid RAM <ul style="list-style-type: none"> – Custom 0.2 • GE CICC'86 <ul style="list-style-type: none"> – MPGA 1.0 – Std-Cell 0.4--0.7 <ul style="list-style-type: none"> • FF/counter 0.7 • FullAdder 0.4 • RAM 0.2
---	---

Penn ESE680-002 Spring2007 -- DeHon

10



FPGA Table

Year	Design	Organization	Max	λ	λ^2 area	cycle
1986	Xilinx 2K	CLB (4-LUT)	100	1 μ	500K	20 ns
1988	Xilinx 3K	CLB (2 \times 4-LUT)	320	0.6 μ	1.3M	13 ns
1992	Xilinx 4K	CLB (2 \times 4-LUT +)	1024	0.6 μ	1.25M	7 ns
1995	Xilinx 5K	CLB (4 \times 4-LUTS)	484	0.3 μ	2.25M	6 ns
1995	Altera 8K	LE (4-LUT)	1296	0.3 μ	920K	7.5 ns
1995	ORCA 2C	PLC (4 \times 4-LUT)	900	0.3 μ	4.3M	7 ns
1998	HSRA	BLB (5-LUT/2 \times 4-LUT ?)	-	0.2 μ	2M	4 ns
	Model	4-LUT	2K	-	800K	-
	Model	4-LUT	16K	-	1M	-

Penn ESE680-002 Spring2007 -- DeHon

13

(semi) Modern FPGAs

- APEX 20K1500E
 - 52K LEs
 - 0.18 μ m
 - 24mm \times 22mm
 - 1.25M λ^2 /LE
- XC2V1000
 - 10.44mm \times 9.90mm [source: Chipworks]
 - 0.15 μ m
 - 11,520 4-LUTs
 - 1.5M λ^2 /4-LUT



[Both also have RAM in cited area]

Penn ESE680-002 Spring2007 -- DeHon

14

Conventional FPGA Tile


K-LUT (typical k=4)
w/ optional
output Flip-Flop



Penn ESE680-002 Spring2007 -- DeHon

15


Toronto FPGA Model



Penn ESE680-002 Spring2007 -- DeHon

16


How many gates?



Penn ESE680-002 Spring2007 -- DeHon

17



"gates" in 2-LUT



Penn ESE680-002 Spring2007 -- DeHon


18

Now how many?



Which gives:
More usable gates?
More gates/unit area?

Gates Required?




Depth=3, Depth=2048?

Gate metric for FPGAs?

- Day8: several components for computations
 - compute element
 - interconnect:
 - space
 - time
 - instructions
- Not all applications need in same **balance**
- Assigning a single “capacity” number to device is an oversimplification

MPGA vs. FPGA

- Xilinx XC4K
 - $1.25M\lambda^2/CLB$
 - 17--48 gates (26?)
 - $26-73K\lambda^2/gate\ net$
- MPGA (SOG GA)
 - $5K\lambda^2/gate$
 - 35-70% usable (50%)
 - $7-17K\lambda^2/gate\ net$



- Ratio: 2--10 (5)

Adding ~2x Custom/MPGA,
Custom/FPGA ~10x

TABLE II
AREA RATIO (FPGA/ASIC)

Name	Logic Only	Logic & DSP	Logic & Memory	Logic, Memory & DSP
booth	33			
rs.encoder	32			
cordic18	19			
cordic8	25			
des_area	42			
des_perf	17			
fir_restruct	28			
mac1	43			
ses192	47			
trf3	45	17		
diffreq	41	12		
diffreq2	39	14		
molecular	47	36		
rs.decoder1	54	58		
rs.decoder2	41	37		
atm			70	
ses			24	
ses_inv			19	
ethernet			34	
serialproc			36	
trf24				9.5
pipe5proc				23
raytracer				26
Geomean	35	25	33	18

[Kuon/Rose TRCADv26n2p203--215 2007]

MPGA vs. FPGA

- MPGA (SOG GA)
 - $\lambda=0.6\mu$
 - $\tau_{gd}\sim 1ns$
- Xilinx XC4K
 - $\lambda=0.6\mu$
 - 1-7 gates in 7ns
 - 2-3 gates typical
- Ratio: 1--7 (2.5)
 - Altera claiming 2x
 - For their SA [2007]
 - LSI claiming 3x
 - 2005

25

Penn ESE680-002 Spring2007 -- DeHon

TABLE IV
CRITICAL-PATH-DELAY RATIO (FPGA/ASIC)—FASTEST SPEED G

Name	Logic Only	Logic & DSP	Logic & Memory	Logic, Memory & DSP
booth	5.0			
rs_2n_decoder	3.8			
cordic18	3.7			
cordic8	1.9			
des_area	2.0			
des_perf	3.1			
fir_restruct	4.0			
mac1	3.8			
aes192	4.4			
fir3	3.9	3.5		
diffreq	4.0	4.1		
diffreq2	3.9	4.0		
molecular	4.6	4.7		
rs_decoder1	2.5	2.9		
rs_decoder2	2.2	2.4		
atm			2.9	
ans			3.8	
ans_inv			4.3	
ethernet			4.3	
serialproc			2.8	
fir24				2.6
pipeproc				2.9
raytracer				3.5
Geomean	3.4	3.5	3.5	3.0

- 90nm
- FPGA: Stratix II
- STMicro CMOS090

[Kuon/Rose TRCADv26n2p203--215 2007]

26

Penn ESE680-002 Spring2007 -- DeHon

Processors vs. FPGAs

27

Penn ESE680-002 Spring2007 -- DeHon

Processors and FPGAs

Metric: $\frac{4 \text{ input gate-evaluations}}{\lambda^2 s}$

Processor: $\frac{2 \times N_{ALU} \times w_{ALU}}{A_{proc} \times t_{cycle}}$ **FPGA: $\frac{N_{ALUT}}{A_{array} \times t_{cycle}}$**

28

Penn ESE680-002 Spring2007 -- DeHon

Component Example

- Single die in 0.35 μ m
 - XC4085XL-09 3,136 CLBs 4.6ns
 - 682 Bit Ops/ns**
 - Alpha 1996 2x64b ALUs 2.3ns
 - 55.7 Bit Ops/ns**

[1 "bit op" = 2 gate evaluations]

29

Penn ESE680-002 Spring2007 -- DeHon

Processors and FPGAs

Year	Design	Organization	λ	λ^2 area	cycle	$\frac{ops}{\lambda^2 s}$
Microprocessors						
1984	MIPS	1 x 32	1.5 μ	15M	250ns	17
1987	MIPS-X	1 x 32	1.0 μ	68M	50ns	19
1994	MIPS	1 x 32	0.28 μ	1.7G	2ns	19
1992	Alpha	1 x 64	0.38 μ	1.7G	5ns	15
1995	Alpha	2 x 64	0.25 μ	4.8G	3.3ns	18
1996	Alpha	2 x 64	0.18 μ	6.8G	2.3ns	17
Reconfigurable ALUs						
1992	PADD1	8 x 16	0.6 μ	126M	40ns	50
1995	PADDI-2	48 x 16	0.5 μ	515M	20ns	150
FPGAs						
1986	Xilinx 2K	1 CLB (4 LUT)	1.0 μ	500K	20ns	100
1988	Xilinx 3K	64 CLBs (2 4-LUT)	0.6 μ	83M	13ns	120
1992	Xilinx 4K	49 CLBs (2 4-LUT)	0.6 μ	61M	7ns	230
1995	Xilinx 5K	49 CLBs (4 4-LUT)	0.3 μ	110M	6ns	290

30

Penn ESE680-002 Spring2007 -- DeHon

Raw Density Summary

- Area
 - MPGA 2-3x Custom
 - FPGA 5x MPGA
 - FPGA:std-cell custom ~ 15-30x
- Area-Time
 - Gate Array 6-10x Custom
 - FPGA 15-20x Gate Array
 - FPGA:std-cell custom ~ 100x
 - Processor 10x FPGA

Raw Density Caveats

- Processor/FPGA may solve more specialized problem
- Problems have different resource balance requirements
 - ...can lead to low yield of raw density

Task Comparisons

Broadening Picture

- Compare larger computations
- For comparison
 - throughput density metric: results/area-time
 - normalize out area-time point selection
 - high throughput density
 - most in fixed area
 - least area to satisfy fixed throughput target

Multiply

Architecture	Feature Size (λ)	Area and Time	16x16		8x8	
			mpy / λ^2 s	scale / λ^2 s	mpy / λ^2 s	scale / λ^2 s
Custom 16x16	0.65 μ m	2.6M λ^2 , 40 ns	9.6	9.6	9.6	9.6
Custom 8x8	0.80 μ m	3.3M λ^2 , 4.3 ns			70	70
Gate-Array 16x16	0.75 μ m	26M λ^2 , 30ns	1.3	1.3	1.3	1.3
FPGA (XC4K)	0.60 μ m	1.25M λ^2 /CLB 316 CLBs, 26 ns 84 CLBs, 40 ns 220 CLBs, 12.1 ns 22 CLBs, 25 ns	0.097	0.24	0.30	1.5
16b DSP	0.65 μ m	350M λ^2 , 50 ns	0.057	0.057	0.057	0.057
RISC (no multiplier)	0.75 μ m	125M λ^2 , 66 ns/cycle two 16b operands – 44 cycles 16b constant – 7 cycles one 8b operand – 24 cycles 8b constant – 4 cycles	0.0028	0.017	0.0051	0.030

Example: FIR Filtering

$$Y_i = W_1 X_i + W_2 X_{i+1} + \dots$$

Application metric:
TAPS = filter taps
multiply accumulate

Architecture	Feature Size (λ)	$\frac{TAPS}{\lambda^2 s}$
32b RISC	0.75 μ m	0.020
16b DSP	0.65 μ m	0.057
32b RISC/DSP	0.25 μ m	0.021
64b RISC	0.18 μ m	0.064
FPGA (XC4K)	0.60 μ m	1.9
(Altera 8K)	0.30 μ m	3.6
Full Custom	0.75 μ m	3.6
	0.60 μ m	3.5
	0.75 μ m	2.4
(fixed coefficient) (n.b. 16b samples)	0.60 μ m	56
		--

IIR/Biquad

Architecture	Feature Size (λ)	Area and Time	16b TAPs $\frac{\lambda^2}{s}$	10b TAPs $\frac{\lambda^2}{s}$
16b DSP	0.60 μ m	200M λ^2 , 500 ns/biquad	0.010	0.010
FPGA (XC4K)	0.60 μ m	60 CLBs, 320 ns/biquad	0.044	
		43 CLBs, 200 ns/biquad		0.093
Full Custom	0.90 μ m	68M λ^2 , 11.8 ns/4 biquads		5.0

Simplest IIR: $Y_i = A \times X_i + B \times Y_{i-1}$

DES Keysearch

Architecture	Feature Size (λ)	Area	Keys/Second	Keys $\frac{\lambda^2}{s}$
DES IC	1.5 μ m	11.1M λ^2	310K	0.028
FPGA (Altera 8K)	0.30 μ m	81188 (930M λ^2)	800K	0.00086
RISC	0.30 μ m	1.8G λ^2	41K	0.000023

<<http://www.cs.berkeley.edu/~iang/isaac/hardware/>>

DNA Sequence Match

- **Problem:** “cost” of transform $S_1 \rightarrow S_2$
- **Given:** cost of insertion, deletion, substitution
- **Relevance:** similarity of DNA sequences
 - evolutionary similarity
 - structure predict function
- **Typically:** new sequence compared to large database

DNA Sequence Match

Architecture	Feature Size (λ)	Area	Cell Updates per Second	CU $\frac{\lambda^2}{s}$
Custom FPGA (SPLASH 2)	2.0 μ m	270M λ^2	500M	1.9
(SPLASH)	0.60 μ m	43G λ^2	3,000M	0.070
RISC (SparcStation 1)	0.60 μ m	33G λ^2	370M	0.012
(SparcStation 10)	0.75 μ m	273M λ^2	0.87M	0.0032
	0.40 μ m	1.6G λ^2	1.2M	0.00075

N.B. includes memory area for SPLASH

Degrade from Peak

Degrade from Peak: FPGAs

- Long path length \rightarrow not run at cycle
- Limited throughput requirement
 - bottlenecks elsewhere limit throughput req.
- Insufficient interconnect
- Insufficient retiming resources (bandwidth)

Degrade from Peak: Processors

- Ops w/ no gate evaluations (interconnect)
- Ops use limited word width
- Stalls waiting for retimed data

$$E(\text{Functional Density}) = \frac{\text{Gate Evaluations}}{\text{Datapath Bit}} \times \frac{\text{Datapath Bits}}{\text{pinst}} \times \frac{\text{pinsts}}{\text{Issue Slot}} \times \frac{\text{Issue Slots}}{\text{Clock Cycle}} \times \frac{1}{\text{area} \times t_{\text{cycle}}}$$

Penn ESE680-002 Spring2007 -- DeHon

43

Degrade from Peak: Custom/MPGA

- Solve more general problem than required – (more gates than really need)
- Long path length
- Limited throughput requirement
- Not needed or applicable to a problem

Penn ESE680-002 Spring2007 -- DeHon

44

Degrade Notes

- We'll cover these issues in more detail as we get into them later in the course

Penn ESE680-002 Spring2007 -- DeHon

45

Admin

- No class next Monday (2/19)
- No office hours Tuesday 2/20

Penn ESE680-002 Spring2007 -- DeHon

46

Big Ideas [MSB Ideas]

- Raw densities:
custom:ga:fpga:processor
– 1:5:100:1000
– close gap with specialization

Penn ESE680-002 Spring2007 -- DeHon

47