

# ESE680-002 (ESE534): Computer Organization

Day 11: February 14, 2007  
Compute 1: LUTs



## Previously


- Instruction Space Modeling
  - huge range of densities
  - huge range of efficiencies
  - large architecture space
  - modeling to understand design space
- Empirical Comparisons
  - Ground cost of programmability

## Today

- Look at Programmable Compute Blocks
- Specifically LUTs Today
- Recurring theme:
  - define parameterized space
  - identify costs and benefits
  - look at typical application requirements
  - compose results, try to find best point


## Compute Function

- What do we use for “compute” function
- Any Universal
  - NANDx
  - ALU
  - LUT




## Lookup Table

- Load bits into table
  - $2^N$  bits to describe
  - $\rightarrow 2^{2^N}$  different functions
- Table translation
  - performs logic transform



## Lookup Table



## We could...


- Just build a large memory = large LUT
- Put our function in there
- What's wrong with that?

Penn ESE680-002 Spring2007 -- DeHon

7

## FPGA = Many small LUTs


Alternative to one big LUT



Penn ESE680-002 Spring2007 -- DeHon

8

## Toronto FPGA Model



Penn ESE680-002 Spring2007 -- DeHon

9

## What's best to use?

- Small LUTs
- Large Memories
- ...small LUTs or large LUTs
- **Continuum question:** how big should our memory blocks used to perform computation be?

Penn ESE680-002 Spring2007 -- DeHon

10


## Start to Sort Out: Big vs. Small Luts

- Establish equivalence
  - how many small LUTs equal one big LUT?

Penn ESE680-002 Spring2007 -- DeHon

11

## “gates” in 2-LUT ?




Penn ESE680-002 Spring2007 -- DeHon

12

## How Much Logic in a LUT?

- Lower Bound?
  - Concrete: 4-LUTs to implement M-LUT?
- Not use all inputs?
  - 0 ... maybe 1
- Use all inputs?
  - $(M-1)/3$



example M-input AND  
 • cover 4 ins w/ first 4-LUT,  
 • 3 more and cascade input  
 with each additional


13

Penn ESE680-002 Spring2007 -- DeHon

$(M-1)/k$  for K-lut

## How much logic in a LUT?

- Upper Upper Bound:
  - M-LUT implemented w/ 4-LUTs
  - $M\text{-LUT} \leq 2^{M-4} + (2^{M-4} - 1) \leq 2^{M-3}$  4-LUTs



14

Penn ESE680-002 Spring2007 -- DeHon

## How Much?

- Lower Upper Bound:
  - $2^{2^M}$  functions realizable by M-LUT
  - Say Need  $n$  4-LUTs to cover; compute  $n$ :
    - strategy count functions realizable by each
    - $(2^{2^4})^n \geq 2^{2^M}$
    - $n \log(2^{2^4}) \geq \log(2^{2^M})$
    - $n 2^4 \log(2) \geq 2^M \log(2)$
    - $n 2^4 \geq 2^M$
    - $n \geq 2^{M-4}$

15

Penn ESE680-002 Spring2007 -- DeHon

## How Much?

- Combine
  - Lower Upper Bound
  - Upper Lower Bound
  - (number of 4-LUTs in M-LUT)

$$2^{M-4} \leq n \leq 2^{M-3}$$

16

Penn ESE680-002 Spring2007 -- DeHon

## Memories and 4-LUTs

- For the **most complex** functions
  - an M-LUT has  $\sim 2^{M-4}$  4-LUTs
- ◇ SRAM 32Kx8  $\lambda=0.6\mu\text{m}$ 
  - $170M\lambda^2$  (21ns latency)
  - $8 \cdot 2^{11} = 16\text{K}$  4-LUTs
- ◇ XC3042  $\lambda=0.6\mu\text{m}$ 
  - $180M\lambda^2$  (13ns delay per CLB)
  - 288 4-LUTs
- Memory is 50+x denser than FPGA
  - ... and faster

17

Penn ESE680-002 Spring2007 -- DeHon

## Memory and 4-LUTs


- For “regular” functions?
  - ◇ 15-bit parity
    - entire 32Kx8 SRAM
    - 5 4-LUTs
      - (2% of XC3042  $\sim 3.2M\lambda^2 \sim 1/50$ th Memory)
  - ◇ 7b Add
    - entire 32Kx8 SRAM
    - 14 4-LUTs
      - (5% of XC3042,  $8.8M\lambda^2 \sim 1/20$ th Memory)

18

Penn ESE680-002 Spring2007 -- DeHon


## LUT + Interconnect

- Interconnect allows us to exploit **structure** in computation
- Consider addition:
  - N-input add takes
    - 2N 3-LUTs
    - one N-output (2N)-LUT
  - $N \times 2^{(2N)} \gg 2N \times 2^3$
  - N=16:  $16 \times 2^{32} \gg 2 \times 16 \times 2^3$
  - $2^{36} \gg 2^8 \rightarrow$  factor of  $2^{28} = 256$  Million



## LUT + Interconnect


- Interconnect allows us to exploit **structure** in computation
- Even if Interconnect was 99% of the area (100× logic area)
  - Would still be worth paying!
  - Add:  $N \times 2^{(2N)} \gg 2N \times (2^3 \times 128)$
  - N=16:  $16 \times 2^{36} \gg 2 \times 16 \times 2^{10} = 2^{15}$
  - $\rightarrow$  factor of  $2^{21} = 2$  Million
- Structure exploitation to avoid exponential costs is worth it!



## Different Instance, Same Concept


- The most general functions are huge
- Applications exhibit **structure**
  - Typical functions not so complex
- Exploit structure to optimize “common” case

## LUT Count vs. base LUT size



## LUT vs. K

- DES MCNC Benchmark
  - moderately irregular



## Toronto Experiments


- Want to determine best K for LUTs
- Bigger LUTs
  - handle complicated functions efficiently
  - less interconnect overhead
- Smaller LUTs
  - handle regular functions efficiently
  - interconnect allows exploitation of compute structure
- What's the typical complexity/structure?

## Familiar Systematization


1. Define a design/optimization space
  - pick key parameters
  - e.g.  $K$  = number of LUT inputs
2. Build a cost model
3. Map designs
4. Look at resource costs at each point
5. Compose:
  - Logical Resources  $\oplus$  Resource Cost
6. Look for best design points

## Toronto LUT Size

- Map to K-LUT
  - use Chortle
- Route to determine wiring tracks
  - global route
  - different channel width  $W$  for each benchmark
- Area Model for  $K$  and  $W$ 
  - $A_{lut}$  exponential in  $K$
  - Interconnect area based on switch count.




## LUT Area vs. K




- Routing Area roughly linear in  $K$  ?

## Mapped LUT Area

- Compose Mapped LUTs and Area Model





## Mapped Area vs. LUT K



N.B. unusual case minimum area at  $K=3$

## Toronto Result

- Minimum LUT Area
  - at  $K=4$
  - Important to note minimum on previous slides based on particular cost model
  - robust for different switch sizes
    - (wire widths)
    - [see graphs in paper]



### Relate to Sequential?



- How does this result relate to sequential execution case?
- Number of LUTs = Number of Cycles
- Interconnect Cost?
- Total Instruction Cost?

Penn ESE680-002 Spring2007 -- DeHon 33

### Delay

Back to Spatial

Penn ESE680-002 Spring2007 -- DeHon 34



## Some Math


- $Y = \log_k(2)$
- $k^Y = 2$
- $Y \log_2(k) = 1$
- $Y = 1/\log_2(k)$
- $\log_k(2) = 1/\log_2(k)$
- $(M-k)\log_k(2)$
- $(M-k)/\log_2(k)$

Penn ESE680-002 Spring2007 -- DeHon

37

## Delay?

- M-input "Complex" function
  - Lower bound:  $\lceil \log_k(2^{(M-k)}) \rceil + 1$
  - $\log_k(2^{(M-k)}) = (M-k)\log_k(2)$
  - Lower Bound:  $\lceil (M-k)/\log_2(k) \rceil + 1$




Penn ESE680-4

38

## Delay?

- M-input "Complex" function
  - Upper Bound:
    - use each k-lut as a  $k - \log_2(k)$  input mux
  - Upper Bound:  $\lceil (M-k)/\log_2(k - \log_2(k)) \rceil + 1$




Penn ESE680-4

39

## Delay?

- M-input "Complex" function
  - 1 table lookup for M-LUT
  - between:  $\lceil (M-k)/\log_2(k) \rceil + 1$
  - and  $\lceil (M-k)/\log_2(k - \log_2(k)) \rceil + 1$



Penn ESE680-4

40


## Delay

- **Simple:**  $\log M$
- **Complex:** linear in  $M$
- Both scale as  $1/\log(k)$

Penn ESE680-002 Spring2007 -- DeHon

41

## Circuit Depth vs. K




Penn ESE680-002 Spring2007 -- DeHon


42

## LUT Delay vs. K

- For small LUTs:
  - $t_{LUT} \approx C_0 + C_1 \times K$
- Large LUTs:
  - add length term
  - $C_2 \times \sqrt{2^K}$
- Plus Wire Delay
  - $\sim \sqrt{\text{area}}$



## Delay vs. K



Why not satisfied with this model?

$$\text{Delay} = \text{Depth} \times (t_{LUT} + t_{\text{interconnect}})$$

## Observation

- General interconnect is expensive
- “Larger” logic blocks
  - ↑ less interconnect crossing
  - ↑ lower interconnect delay
  - ↓ get larger
  - ↓ less area efficient
    - don't match structure in computation
  - ↓ get slower
    - Happens faster than modeled here due to area

## Admin

- Reminder:
  - No class Monday 2/19
  - No office hours Tuesday 2/20
  - Will have class Wednesday 2/21
- Reading
  - Today's → if haven't done so, please do

## Big Ideas [MSB Ideas]

- Memory most dense programmable structure for the **most complex** functions
- Memory inefficient (scales poorly) for structured compute tasks
- Most tasks have some structure
- Programmable interconnect allows us to exploit that structure

## Big Ideas [MSB-1 Ideas]

- Area
  - LUT count decrease w/ K, but slower than exponential
  - LUT size increase w/ K
    - exponential LUT function
    - empirically linear routing area
  - Minimum area around K=4



## Big Ideas [MSB-1 Ideas]

- Delay
  - LUT depth decreases with K
    - in practice closer to  $\log(K)$
  - Delay increases with K
    - small K linear + large fixed term
    - minimum around 5-6