

ESE680-002 (ESE534): Computer Organization

Day 19: March 26, 2007
Retime 1: Transformations



Previously

- Reviewed Pipelining
 - basic assignments on
- Saw spatial designs efficient
 - when reuse logic at maximum frequency
- Interconnect is dominant delay
 - and dominant area
 - heavy call to reuse to use efficiently


Today

- Systematic transformation for retiming
 - preserve semantics (meaning)

Motivation

Motivation

- FPGAs (spatial computing)
 - run efficiently when all resources reused rapidly
 - cycle time minimized




- “Everything in the right place at the right time.”

Motivating Questions

- Can I build a fixed-frequency (fixed clock) programmable architecture?
- Can I always make a design run at maximum clock rate?
- How do we systematically transform any computation to
 - Operate on fixed-frequency array?
 - Coordinate around mandatory registers in design?

Interconnect Retiming

- Long Paths Slow
- Could limit cycle
- Add registers to long distance interconnect
 - At each switch?
 - In the middle of long wires?
- How justify these registers?




7

Penn ESE680-002 Fall2007 -- DeHon

Day 3

Spatial Quadratic




- How do we pipeline a design?

8

Penn ESE680-002 Fall2007 -- DeHon

Day 3


Pipelined Spatial Quadratic



9


Penn ESE680-002 Fall2007 -- DeHon

How do you use?



10

Penn ESE680-002 Fall2007 -- DeHon




11

Penn ESE680-002 Fall2007 -- DeHon





How do you use?

- To compute $A*B+C*D+E$



12

Penn ESE680-002 Fall2007 -- DeHon



Retiming Algorithm


Penn ESE680-002 Fall2007 -- DeHon

Task

- Move registers to:
 - Preserve semantics
 - Minimize path length between registers
 - *i.e.* Make path length 1 for maximum throughput or reuse
 - ...while minimizing number of registers required

Penn ESE680-002 Fall2007 -- DeHon

Simple Example



Path Length (L) = 4


Can we do better?

Penn ESE680-002 Fall2007 -- DeHon

19

Legal Register Moves


- Retiming Lag/Lead




Penn ESE680-002 Fall2007 -- DeHon

20

Canonical Graph Representation



Observable I/O




Separate arc for each path
Weight edges by number of registers
(weight nodes by delay through node)


Penn ESE680-002 Fall2007 -- DeHon

21

Critical Path Length



Observable I/O




Critical Path: Length of longest path of zero weight nodes
Compute in $O(|E|)$ time by leveling network:

Topological sort, push path lengths forward until find register.

Penn ESE680-002 Fall2007 -- DeHon

Retiming Lag/Lead



Retiming: Assign a lag to every vertex

$$\text{weight}(e') = \text{weight}(e) + \text{lag}(\text{head}(e)) - \text{lag}(\text{tail}(e))$$

Penn ESE680-002 Fall2007 -- DeHon

23

Valid Retiming

- Retiming is valid as long as:
 - $\forall e$ in graph
 - $\text{weight}(e') = \text{weight}(e) + \text{lag}(\text{head}(e)) - \text{lag}(\text{tail}(e)) \geq 0$
- Assuming original circuit was a valid synchronous circuit, this guarantees:
 - non-negative register weights on all edges
 - no travel backward in time :-)
 - all cycles have strictly positive register counts
 - propagation delay on each vertex is non-negative (assumed 1 for today)

Penn ESE680-002 Fall2007 -- DeHon

24

Retiming Task


- Move registers \equiv assign lags to nodes
 - lags define all locally legal moves
- Preserving non-negative edge weights
 - (previous slide)
 - guarantees collection of lags remains consistent globally

Penn ESE680-002 Fall2007 -- DeHon

25

Retiming Transformation

- *N.B.:* unchanged by retiming
 - number of registers around a cycle
 - delay along a cycle
- Cycle of length P must have
 - at least P/c registers on it to be retimeable to cycle c
 - Can be computed from invariant above



Penn ESE680-002 Fall2007 -- DeHon

26

Optimal Retiming

- There is a retiming of
 - graph G
 - w/ clock cycle c
 - iff $G-1/c$ has no cycles with negative edge weights
- $G-\alpha \equiv$ subtract α from each edge weight

Penn ESE680-002 Fall2007 -- DeHon

27


1/c Intuition

- Want to place a register every c delay units
- Each register adds one
- Each delay subtracts $1/c$
- As long as remains more positives than negatives around all cycles
 - can move registers to accommodate
 - Captures the $\text{regs}=P/c$ constraints

Penn ESE680-002 Fall2007 -- DeHon

28

$G-1/c$



Penn ESE680-002 Fall2007 -- DeHon

29

Compute Retiming

- $\text{Lag}(v) =$ shortest path to I/O in $G-1/c$
- Compute shortest paths in $O(|V||E|)$
 - Bellman-Ford
 - also use to detect negative weight cycles when c too small

Penn ESE680-002 Fall2007 -- DeHon

30


Bellman Ford

- For $k \leftarrow 0$ to N
 - $u_i \leftarrow -\infty$ (except $u_i=0$ for I/O)
- For $k \leftarrow 0$ to N
 - for $e_{ij} \in E$
 - $u_i \leftarrow \min(u_i, u_j + w(e_{ij}))$
- For $e_{ij} \in E$ //still update \rightarrow negative cycle
 - if $u_i > u_j + w(e_{ij})$
 - cycles detected

Penn ESE680-002 Fall2007 -- DeHon

31


Apply to Example



Penn ESE680-002 Fall2007 -- DeHon

32


Try $c=1$



Penn ESE680-002 Fall2007 -- DeHon

33

Apply: Find Lags




Negative weight cycles?
Shortest paths?

Penn ESE680-002 Fall2007 -- DeHon

34



Apply: Lags



Penn ESE680-002 Fall2007 -- DeHon

35

Apply: Move Registers




Animation
Seq. #'s

$$\text{weight}(e) = \text{weight}(e) + \text{lag}(\text{head}(e)) - \text{lag}(\text{tail}(e))_{36}$$


Penn ESE680-002 Fall2007 -- DeHon

Apply: Retimed

Observable I/O



Observable I/O





Penn ESE680-002 Fall2007 -- DeHon

37

Apply: Retimed Design


Observable I/O



Penn ESE680-002 Fall2007 -- DeHon

38



Revise Example (fanout delay)



Penn ESE680-002 Fall2007 -- DeHon

39



Revised: Graph



Penn ESE680-002 Fall2007 -- DeHon

40


Revised: Graph



Penn ESE680-002 Fall2007 -- DeHon

41


Revised: C=1?




Penn ESE680-002 Fall2007 -- DeHon

42


Revised: C=2?




Revised: Lag





Revised: Lag





Take ceiling to convert to integer lags:





Revised: Apply Lag



Revised: Apply Lag



Revised: Retimed




Pipelining

- We can use this retiming to pipeline
- Assume we have enough (infinite supply) registers at edge of circuit
- Retime them into circuit

Penn ESE680-002 Fall2007 -- DeHon

49


$C > 1 \implies$ Pipeline



Penn ESE680-002 Fall2007 -- DeHon

50


Add Registers



Penn ESE680-002 Fall2007 -- DeHon

51


Add Registers



Penn ESE680-002 Fall2007 -- DeHon

52


Pipeline Retiming: Lag



Penn ESE680-002 Fall2007 -- DeHon

53


Pipelined Retimed



Penn ESE680-002 Fall2007 -- DeHon

54



Real Cycle



Penn ESE680-002 Fall2007 -- DeHon


55

Real Cycle



Penn E


Cycle C=1?



Penn ESE680-002 Fall2007 -- DeHon

57


Cycle C=2?




Penn ESE680-002 Fall2007 -- DeHon

58

Cycle: C-slow




Cycle=c \Rightarrow C-slow network has Cycle=1



Penn


2-slow Cycle \Rightarrow C=1



Penn ESE680-002 Fall2007 -- DeHon

60


2-Slow Lags



Penn ESE680-002 Fall2007 -- DeHon

61


2-Slow Retime



Penn ESE680-002 Fall2007 -- DeHon

62

Retimed 2-Slow Cycle



Penn ESE680-002 Fall2007 -- DeHon

63

C-Slow applicable?


- Available parallelism
 - solve C identical, independent problems
 - Data-level parallelism
 - e.g. process packets (blocks) separately
 - e.g. independent regions in images
 - Commutative operators
 - e.g. max example

Penn ESE680-002 Fall2007 -- DeHon

64

Max Example

2-Slow design:




X2 X2 X1 X1 X0 X0 → Y2 ? Y1 ? Y0 ?

B2 A2 B1 A1 B0 A0 → YA2 YB1 YA1 YB0 YA0 ?

Penn ESE680-002 Fall2007 -- DeHon

65

Max Example



Computes two interleaved streams: even max, odd max


Computes final max of even and odd pairs

Penn ESE680-002 Fall2007 -- DeHon

66

HSRA Retiming

- HSRA
 - adds mandatory pipelining to interconnect
- One additional twist
 - long, pipelined interconnect
 - \Rightarrow need more than one register on paths



Penn ESE680-002 Fall2007 -- DeHon

67


Accommodating HSRA Interconnect Delays

- Add buffers to LUT \rightarrow LUT path to match interconnect register requirements
- Retime to $C=1$ as before
- Buffer chains force enough registers to cover interconnect delays

Penn ESE680-002 Fall2007 -- DeHon

68

Accommodating HSRA Interconnect Delays



Penn ESE680-002 Fall2007 -- DeHon

69

Admin

- Retiming Assignment Due Wed.
- Reading for today includes retiming algorithm
 - (handed out last week)
- Retiming Structures on Wed.
 - (swap from original syllabus)

Penn ESE680-002 Fall2007 -- DeHon

70

Big Ideas [MSB Ideas]

- Retiming transformations important to
 - minimize cycles
 - efficiently utilize spatial architectures
- Optimally solvable in $O(|V||E|)$ time
- Tells us
 - pipelining required
 - C-slow
 - where to move registers
- Can accommodate mandatory delays

Penn ESE680-002 Fall2007 -- DeHon

71