

ESE680-002 (ESE534): Computer Organization

Day 26: April 18, 2007
Et Cetera...



Today


- Soft Error Data
- Energy and Faults
- Defect Tolerance and FPGAs
- Big Picture Review this Course
- Things we didn't talk about
 - Model
 - Programming
 - Mapping
- Feedback Forms
 - SEAS
 - For course

Soft Errors

- FPGA configurations stored in SRAM
- SRAM now susceptible to soft errors
- Upset configuration bit (pinst)
 - Cause errors in operation


Background: What is Terrestrial-based Radiation?

- Terrestrial-based radiation primarily from neutrons
 - Cause memory upsets
- Flux dependent on longitude, latitude, altitude and geomagnetic rigidity
 - Radiation peaks at high altitudes and near poles
 - Soft errors (SEUs) increase accordingly



Soft Error Effects

Xilinx Results



Induced Soft Errors

- People have deliberately induced soft errors to
 - Break crypto
 - Break JVM security
- Gives a way to change bits which security should be preventing

Margins, Energy, and Fault Rate


- Worst-case margins
 - Uncertainty tax
 - Getting larger with increasing variation
 - Costs energy and performance
- Reduce Voltage to reduce Energy
 - $E \propto CV^2$
- For storage
 - Lower barrier to electrons hoping out of well
- Reducing energy \rightarrow increasing fault rate

Penn ESE680-002 Spring2007 -- DeHon

7

Margins, Energy, and Fault Rate

18x18 Multiplier on Virtex2 at 90MHz



[Austin et al.--IEEE Computer, March 2004]

Penn ESE680-002 Spring2007 -- DeHon

8

Impact: Energy/Reliability

- Can trade off energy with reliability
- Reduce voltage \rightarrow increase failures
- Can we get net win?
 - If check/recovery energy < energy savings

Penn ESE680-002 Spring2007 -- DeHon

9

FPGA Defect Tolerance

- Configuration built in \rightarrow already paid for
- Three models:
 1. Perfect component
 2. Defect map with global (re)mapping
 3. Defect map with local sparing

Penn ESE680-002 Spring2007 -- DeHon

10


Perfect Component

- Like Memory Case
- Add extra, hidden resources
- Use to repair so looks perfect
- E.g. Spare Row/Column
- In use by Altera
 - Many patents
 - Claim significantly improves yield APEX 20KE

Penn ESE680-002 Spring2007 -- DeHon

11


Row/Column Sparing



Penn ESE680-002 Spring2007 -- DeHon

12

Coarse-Grain Spraying Overheads



Penn ESE680-002 Spring2007 -- DeHon

[Yu&Lemieux/FPT2005] 13

Perfect Component

- Coarse-grained – spare large units
- Expensive in area
- ✓ Doesn't change model
- ✓ Single mapping still works for all parts

Penn ESE680-002 Spring2007 -- DeHon

14

Global Remapping

- Mark cells, wires as bad
- Make sure there are enough good cells
- Perform placement/routing per component
- Used in HP TERAMAC
 - Tolerate 3% interconnect, 10% LUT defects

[Culbertson et al. / FCCM1997]

Penn ESE680-002 Spring2007 -- DeHon

15

Global Mapping

- Mapping is slow
 - Must perform for each component
- ✓ Minimum area overhead
 - Mostly just the defective LUTs, interconnect

Penn ESE680-002 Spring2007 -- DeHon

16


Local Mapping

- Organize in local pools of interchangeable resources
- Provision spares in each pool
 - Like spare rows in a memory bank
- Avoid global remap, just exchange locally

Penn ESE680-002 Spring2007 -- DeHon

17

Locally Substitutable Resources




Penn ESE680-002 Spring2007 -- DeHon

18

Crossbar Buses and Faults

- Two crossbars
- Wires may fail
- Switches may fail
- Provide more wires
 - Any wire fault avoidable
 - M choose N
 - Same idea




With FPGAs

- Cut into kxk tiles (at least logically)
- Provision spare within tile
- Precompute placements for all defect options within tile
- At load time
 - Lookup correct configuration based on tile defects
 - Stitch together full design from tiles

[Lach et al. / FPGA 1998]

2x2 Tile Example



[Lach et al. / FPGA 1998]

Local Sparing

- Potentially expensive to support
- Requires more spares than global mapping
 - Must have spares local
- ✓ No global remap
 - Accommodate per component failures quickly/easily
 - fast

Review

Engineering Discipline


- Computations implemented in Matter
 - Require Area, Delay, Energy
 - Can Fail
- Quantify costs
- Explore how to minimize
- Approach systematically

Themes

- Costs
- Change
- Design Space
- Parameterization
- Structure in Computations
 - Induces much of parameterization
 - $W, c/L_{\text{path}}, \text{Rent}(c,p), d, \text{controllers}$

Computing Device

- Composition
 - Bit Processing elements
 - Interconnect: space
 - Interconnect: time
 - Instruction Memory





Architecture Instruction Taxonomy

Control Threads (PCs)		pins per Control Thread		Instruction Depth		Granularity		Architecture/Examples	
0	0	n/a	n/a	1	1	1	1	Hardwired Functional Unit (e.g. ECC/EDC Unit, FP MPY)	
	n	1	w	1	1	1	1	FPGA	
	n	1	w	1	1	1	1	Reconfigurable ALUs	
	1	c	w	1	1	1	1	Bitwise SIMD	
	1	c	w	1	1	1	1	Traditional Processors	
	1	c	w	1	1	1	1	Vector Processors	
	1	c	w	1	1	1	1	DPGA	
	n	8	16	1	1	1	1	PADDI	
	c	1	w	1	1	1	1	VLIW	
m	n	1	1	1	1	1	1	HSRA/SCORE	
	1	c	w	1	1	1	1	MSIMD	
	c	1	w	1	1	1	1	VEGA	
m	1	8	16	1	1	1	1	PADDI-2	
	c	1	w	1	1	1	1	MIMD (traditional)	

Balance


- Instructions vs Compute
- Compute vs Interconnect
- Retiming with compute and interconnect




Methodology

- Architecture model (parameterized)
- Cost model
- Important task characteristics/structure
- Mapping Algorithm
 - Map to determine resources
- Apply cost model
- Digest results
 - find optimum (multiple?)
 - understand conflicts (avoidable?)

Mapped LUT Area




Resources \times Area Model \Rightarrow Area



Penn ESE680-002 Spring2007 -- uerton

31

Control: Partitioning versus Contexts (Area)



Penn ESE680-4

Things we didn't talk about

Penn ESE680-002 Spring2007 -- DeHon

33


Important (not in this course)

- Human time
 - Model
 - How should we reason about computation
 - How allow to scale automatically
 - Programming
 - How to capture application, freedom
- Compute/tool time
 - Algorithms to optimize

Penn ESE680-002 Spring2007 -- DeHon

34


Computational Models



Penn ESE680-002 Spring2007 -- DeHon

35

System Architectures



Penn ESE680-002 Spring2007 -- DeHon

36

Feedback