

ESE680-002: Computer Organization

Day 3: January 17, 2007
Arithmetic and Pipelining



Last Time

- Boolean logic \Rightarrow computing **any** finite function
- Sequential logic \Rightarrow computing **any** finite automata
 - included some functions of unbounded size
- Saw gates and registers
 - ...and a few properties of logic

Today

- Addition
 - organization
 - design space
 - area, time
- Pipelining
- Temporal Reuse
 - area-time tradeoffs

Why?

- Start getting a handle on
 - Complexity
 - Area and time
 - Area-time tradeoffs
 - Parallelism
 - Regularity
- Arithmetic underlies much computation
 - grounds out complexity

Example: Bit Level Addition

- Addition
 - (everyone knows how to do addition base 2, right?)

C: 1101101000

A: 01101101010

B: 01100101100

S: 11110010110

Addition Base 2

- $A = a_{n-1} * 2^{(n-1)} + a_{n-2} * 2^{(n-2)} + \dots + a_1 * 2^1 + a_0 * 2^0$
 $= \sum (a_i * 2^i)$
- $S = A + B$
- What is the function for s_i ... carry_i?
- $s_i = (\text{xor carry}_i \text{ (xor } a_i \text{ } b_i))$
- $\text{carry}_i = (a_{i-1} + b_{i-1} + \text{carry}_{i-1}) \geq 2$
 $= (\text{or } (a_{i-1} \text{ } b_{i-1})) \text{ (and } a_{i-1} \text{ } \text{carry}_{i-1})$
 $(\text{and } b_{i-1} \text{ } \text{carry}_{i-1}))$

Adder Bit


- $S = (a \oplus b \oplus \text{carry})$
- $t = (a \oplus b)$; $s = (t \oplus \text{carry})$
- $\text{xor2} = (\text{and}(\text{not}(\text{and2 } a \ b)) \text{ not}(\text{and2}(\text{not } a) \ \text{not } b)))$
- $\text{carry} = (\text{not}(\text{and2}(\text{not}(\text{and2 } a \ b)) \text{ and2}(\text{not}(\text{and2 } b \ \text{carry})) \text{ not}(\text{and2 } a \ \text{carry}))))$

Penn ESE680-002 Spring2007 -- DeHon

7


Ripple Carry Addition

- Shown operation of each bit
- Often convenient to define logic for each bit, then assemble:
 - bit slice



Penn ESE680-002 Spring2007 -- DeHon

Ripple Carry Analysis




What is area and delay?

- Area: $O(N)$ [$6n$]
- Delay: $O(N)$ [$n+3$]

Penn ESE680-002 Spring2007 -- DeHon

9

Can we do better?




Penn ESE680-002 Spring2007 -- DeHon

10

Important Observation

- Do we have to wait for the carry to show up to begin doing useful work?
 - We do have to know the carry to get the right answer.
 - But, it can only take on two values




Penn ESE680-002 Spring2007 -- C

11

Idea


- Compute both possible values and select correct result when we know the answer



Penn ESE680-002 Spring2007

Preliminary Analysis

- Delay(RA) --Delay Ripple Adder
- $\text{Delay}(\text{RA}(n)) = k*n$
- $\text{Delay}(\text{RA}(n)) = 2*(k*n/2) = 2*\text{DRA}(n/2)$
- Delay(P2A) -- Delay Predictive Adder
- $\text{Delay}(\text{P2A}) = \text{DRA}(n/2) + D(\text{mux}2)$
- ...almost half the delay!



Penn ESE680-002 Spring2007 -- DeHon


Recurse

- If something works once, do it again.
- Use the predictive adder to implement the first half of the addition

Penn ESE680-002 Spring2007 -- DeHon

14

Recurse



Penn ESE680-002 Spring2007 -- DeHon

15

Recurse

- If something works once, do it again.
- Use the predictive adder to implement the first half of the addition
- $\text{Delay}(\text{P4A}(n)) = \text{Delay}(\text{RA}(n/4)) + D(\text{mux}2) + D(\text{mux}2)$
- $\text{Delay}(\text{P4A}(n)) = \text{Delay}(\text{RA}(n/4)) + 2*D(\text{mux}2)$

Penn ESE680-002 Spring2007 -- DeHon

16

Recurse

- By now we realize we've been using the wrong recursion
 - should be using the Predictive Adder in the recursion
- $\text{Delay}(\text{PA}(n)) = \text{Delay}(\text{PA}(n/2)) + D(\text{mux}2)$
- Every time cut in half...?
- How many times cut in half?
- $\text{Delay}(\text{PA}(n)) = \log_2(n)*D(\text{mux}2) + C$

Penn ESE680-002 Spring2007 -- DeHon

17

Another Way


(Parallel Prefix)

Penn ESE680-002 Spring2007 -- DeHon

18


CLA

- Think about each adder bit as a computing a function on the carry in
 - $C[i]=g(c[i-1])$
 - Particular function f will depend on $a[i]$, $b[i]$
 - $G=f(a,b)$



Functions

- What functions can $g(c[i-1])$ be?
 - $g(x)=1$
 - $a[i]=b[i]=1$
 - $g(x)=x$
 - $a[i] \text{ xor } b[i]=1$
 - $g(x)=0$
 - $a[i]=b[i]=0$




Functions

- What functions can $g(c[i-1])$ be?
 - $g(x)=1$ **Generate**
 - $a[i]=b[i]=1$
 - $g(x)=x$ **Propagate**
 - $a[i] \text{ xor } b[i]=1$
 - $g(x)=0$ **Squash**
 - $a[i]=b[i]=0$

Combining

- Want to combine functions
 - Compute $c[i]=g(g_{i-1}, c[i-2])$
 - Compute compose of two functions
- What functions will the compose of two of these functions be?
 - Same as before
 - Propagate, generate, squash



Compose Rules (LSB MSB)


- | | |
|------|------|
| • GG | • SG |
| • GP | • SP |
| • GS | • SS |
| • PG | |
| • PP | |
| • PS | |

Compose Rules (LSB MSB)

- | | |
|----------|----------|
| • GG = G | • SG = G |
| • GP = G | • SP = S |
| • GS = S | • SS = S |
| • PG = G | |
| • PP = P | |
| • PS = S | |


Combining

- Do it again...
- Combine $g[i-3, i-2]$ and $g[i-1, i]$
- What do we get?



Penn ESE680-002 Spring2007 -- I


Reduce Tree



Penn ESE680-002 Spring2007 -- DeHon

26

Prefix Tree



Penn ESE680-002 Spring2007 -- DeHon

Parallel Prefix

- Important **Pattern**
- Applicable any time operation is *associative*
- Examples of associative functions?
 - Non-associative?
- Function Composition is always associative

Penn ESE680-002 Spring2007 -- DeHon

28

Note: Constants Matter

- Watch the constants
- Asymptotically this Carry-Lookahead Adder (CLA) is great
- For small adders can be smaller with
 - fast ripple carry
 - larger combining than 2-ary tree
 - mix of techniques
- ...will depend on the technology primitives and cost functions

Penn ESE680-002 Spring2007 -- DeHon

29

Two's Complement

- Everyone seemed to know Two's complement
- 2's complement:
 - positive numbers in binary
 - negative numbers
 - subtract 1 and invert
 - (or invert and add 1)

Penn ESE680-002 Spring2007 -- DeHon

30

Two's Complement

- 2 = 010
- 1 = 001
- 0 = 000
- -1 = 111
- -2 = 110

Addition of Negative Numbers?

- ...just works


A: 111	A: 110	A: 111	A: 111
B: 001	B: 001	B: 010	B: 110
S: 000	S: 111	S: 001	S: 101

Subtraction

- Negate the subtracted input and use adder – which is:
 - invert input and add 1
 - works for both positive and negative input
- 001 → 110 +1 = 111
 -111 → 000 +1 = 001
 -000 → 111 +1 = 000
 -010 → 101 +1 = 110
 -110 → 001 +1 = 010

Subtraction (add/sub)

- **Note:** you can use the “unused” carry input at the LSB to perform the “add 1”



Overflow?

A: 111	A: 110	A: 111	A: 111
B: 001	B: 001	B: 010	B: 110
S: 000	S: 111	S: 001	S: 101

A: 001	A: 011	A: 111
B: 001	B: 001	B: 100
S: 010	S: 100	S: 011

- Overflow=(A.s==B.s)*(A.s!=S.s)

Reuse


Reuse

- In general, we want to reuse our components in time

– not disposable logic

- How do we do that?

– Wait until done, someone's used output




Penn ESE680-002 Spring2007 -- DeH

37


Reuse: "Waiting" Discipline

- Use registers and timing (or acknowledgements) for orderly progression of data



Penn ESE680-002 Spring2007 -- DeHon


Example: 4b Ripple Adder



- Recall 1 gates/
- Latency and throughput?
- Latency: 4 gates to S3
- Throughput: 1 result / 4 gate delays max,

Penn ESE680-002 Spring2007 -- DeHon

Can we do better?




Penn ESE680-002 Spring2007 -- DeHon

40

Stagger Inputs


- Correct if expecting A,B[3:2] to be staggered one cycle behind A,B[1:0]
- ...and succeeding stage expects S[3:2] staggered from S[1:0]



Penn ESE680-002 Spring2007 -- DeH


Align Data / Balance Paths

Good discipline to line up pipe stages in diagrams.



Penn ESE680-002 Spring2007 -- DL,

Example: 4b RA pipe 2



- Recall 1 gates/FA
- Latency and Throughput?
- Latency: 4 gates to S3
- Throughput: 1 result / 2 gate delays max

Penn ESE680-002 Spring2007 -- DeHon

43

Deeper?


- Can we do it again?
- What's our limit?
- Why would we stop?

Penn ESE680-002 Spring2007 -- DeHon

44

More Reuse


- Saw could pipeline and reuse FA more frequently
- Suggests we're **wasting** the FA part of the time in non-pipelined



Penn ESE680-002 Spring2007 -- DeHon

More Reuse (cont.)

- If we're willing to take 4 gate-delay units, do we need 4 FAs?




Penn ESE680-002 Spring2007 -- DeHon

46

Ripple Add (pipe view)

Can pipeline to FA.

What if don't need the throughput?




If don't need throughput, reuse FA on **SAME** addition.

Penn ESE680-002 Spring2007 -- DeHon

47

Bit Serial Addition




Assumes LSB first ordering of input data.

Penn ESE680-002 Spring2007 -- DeHon

48

Bit Serial Addition: Pipelining

- Latency and throughput?
- Latency: 4 gate delays
- Throughput: 1 result / 5 gate delays
- Can squash Cout[3] and do in 1 result/4 gate delays
- registers do have time overhead
 - setup, hold time, clock jitter



Penn ESE680-002 Spring2007 -- DeHon

49

Multiplication

- Can be defined in terms of addition
- Ask you to play with implementations and tradeoffs in homework 2
 - Out today
 - Pickup from syllabus page on web

Penn ESE680-002 Spring2007 -- DeHon

50

Compute Function


- Compute:

$$y = Ax^2 + Bx + C$$
- Assume
 - $D(\text{Mpy}) > D(\text{Add})$
 - $A(\text{Mpy}) > A(\text{Add})$

Penn ESE680-002 Spring2007 -- DeHon

51

Spatial Quadratic




- $D(\text{Quad}) = 2 * D(\text{Mpy}) + D(\text{Add})$
- Throughput $1 / (2 * D(\text{Mpy}) + D(\text{Add}))$
- $A(\text{Quad}) = 3 * A(\text{Mpy}) + 2 * A(\text{Add})$

Penn ESE680-002 Spring2007 -- DeHon

52

Pipelined Spatial Quadratic




- $D(\text{Quad}) = 3 * D(\text{Mpy})$
- Throughput $1 / D(\text{Mpy})$
- $A(\text{Quad}) = 3 * A(\text{Mpy}) + 2 * A(\text{Add}) + 6A(\text{Reg})$

Penn ESE680-002 Spring2007 -- DeHon

53

Bit Serial Quadratic



- data width w ; one bit per cycle
- roughly $1/w$ -th the area of pipelined spatial
- roughly $1/w$ -th the throughput
- latency just a little larger than pipelined

Penn ESE680-002 Spring2007 -- DeHon

54

Quadratic with Single Multiplier and Adder?


- We've seen reuse to perform the **same** operation
 - pipelining
 - bit-serial, homogeneous datapath
- We can also reuse a resource in time to perform a different role.
 - Here: $x*x$, $A*(x*x)$, $B*x$
 - also: $(Bx)+c$, $(A*x*x)+(Bx+c)$

Penn ESE680-002 Spring2007 -- DeHon

55

Quadratic Datapath

- Start with one of each operation
- (alternatives where build multiply from adds... e.g. homework)




Penn ESE680-002 Spring2007 -- DeHon

56

Quadratic Datapath

- Multiplier servers multiple roles
 - $x*x$
 - $A*(x*x)$
 - $B*x$
- Will need to be able to steer data (switch interconnections)




Penn ESE680-002 Spring2007 -- DeHon

57

Quadratic Datapath


- Multiplier servers multiple roles
 - $x*x$
 - $A*(x*x)$
 - $B*x$
- x , $x*x$
- x, A, B



Penn ESE680-002 Spring2007 -- DeHon

Quadratic Datapath


- Multiplier servers multiple roles
 - $x*x$
 - $A*(x*x)$
 - $B*x$
- x , $x*x$
- x, A, B



Penn ESE680-002 Spring2007 -- DeHon


Quadratic Datapath

- Adder servers multiple roles
 - $(Bx)+c$
 - $(A*x*x)+(Bx+c)$
- one always mpy output
- C , $Bx+C$



Penn ESE680-002 Spring2007 -- DeHon


Quadratic Datapath



Penn ESE680-002 Sp

Quadratic Datapath


- Add input register for x



Penn ESE680-002 Spring2007 -- DeHon

Quadratic Control

- Now, we just need to control the datapath
- What control?
- Control:
 - LD x
 - LD x^2
 - MA Select
 - MB Select
 - AB Select
 - LD Bx+C
 - LD Y



Penn ESE680-002 Spring2007 -- DeHon


FSMD

- FSMD = FSM + Datapath
- Stylization for building controlled datapaths such as this (a **pattern**)
- Of course, an FSMD is just an FSM
 - it's often easier to think about as a datapath
 - synthesis, AP&R tools have been notoriously bad about discovering/exploiting datapath structure

Penn ESE680-002 Spring2007 -- DeHon

64

Quadratic FSMD



Penn ESE680-002 Spring20

65

Quadratic FSMD Control


- S0: if (go) LD_X; goto S1
 - else goto S0
- S1: MA_SEL=x, MB_SEL[1:0]=x, LD_x*x
 - goto S2
- S2: MA_SEL=x, MB_SEL[1:0]=B
 - goto S3
- S3: AB_SEL=C, MA_SEL=x*x, MB_SEL=A
 - goto S4
- S4: AB_SEL=Bx+C, LD_Y
 - goto S0

Penn ESE680-002 Spring2007 -- DeHon

66

Quadratic FSMD Control

- S0: if (go) LD_X; goto S1
 - else goto S0
- S1: MA_SEL=x, MB_SEL[1:0]=x, LD_x*x
 - goto S2
- S2: MA_SEL=x, MB_SEL[1:0]=B
 - goto S3
- S3: AB_SEL=C, MA_SEL=x*x, MB_SEL=A
 - goto S4
- S4: AB_SEL=Bx+C, LD_Y
 - goto S0




Penn ESE680-002 Spring2007 -- DeHon

Quadratic FSM

- Latency/Throughput/Area?

- Latency: $5 \cdot (D(\text{MPY}) + D(\text{mux3}))$
- Throughput: $1/\text{Latency}$
- Area: $A(\text{Mpy}) + A(\text{Add}) + 5 \cdot A(\text{Reg}) + 2 \cdot A(\text{Mux2}) + A(\text{Mux3}) + A(\text{QFSM})$



Penn ESE680-002 Spring2007 -- DeHon

68

Big Ideas [MSB Ideas]

- Can build arithmetic out of logic
- Pipelining:
 - increases parallelism
 - allows reuse in time (same function)
- Control and Sequencing
 - reuse in time for different functions
- Can tradeoff Area and Time

Penn ESE680-002 Spring2007 -- DeHon

69

Big Ideas [MSB-1 Ideas]

- Area-Time Tradeoff in Adders
- Parallel Prefix
- FSMD control style

Penn ESE680-002 Spring2007 -- DeHon

70