

# ESE680-002 (ESE534): Computer Organization

Day 5: January 24, 2007  
ALUs, Virtualization...

Penn ESE680-002 Spring2007 -- DeHon



## Last Time

- Memory
- Memories pack state compactly
  - densely

Penn ESE680-002 Spring2007 -- DeHon

2

Day 4

## What is Importance of Memory?

- **Radical Hypothesis:**
  - Memory is simply a very efficient organization which allows us to store data compactly
    - (at least, in the technologies we've seen to date)
  - A great engineering **trick** to optimize resources
- **Alternative:**
  - memory is a **primary**

Penn ESE680-002 Spring2007 -- DeHon

3

## Today


- ALUs
- Virtualization
- Datapath Operation
- Memory
  - ...continue unpacking the role of memory...

Penn ESE680-002 Spring2007 -- DeHon

4

## Last Wednesday

- Given a task:  $y = Ax^2 + Bx + C$
- Saw how to share primitive operators
- Got down to one of each



Penn ESE680-002 Spring2007 -- DeHon

## Very naively

- Might seem we need one of each different type of operator

Penn ESE680-002 Spring2007 -- DeHon

6

## ..But


- Doesn't fool us
- We already know that **nand** gate (and many other things) are universal
- So, we know, we can build a universal compute operator

Penn ESE680-002 Spring2007 -- DeHon

7

## This Example

- $y = Ax^2 + Bx + C$
- Know a single adder will do




Penn ESE680-002 Spring2007 -- DeHon


## Is an Adder Universal?

- Assuming interconnect:
  - (big assumption as we'll see later)
  - Consider:

A: 001a  
B: 000b  
S: 00cd



- What's c?



Penn ESE680-002 Spring2007 -- DeHon

10


## Practically

- To reduce (some) interconnect
- and to reduce number of operations
- do tend to build a bit more general "universal" computing function

Penn ESE680-002 Spring2007 -- DeHon

## Arithmetic Logic Unit (ALU)


- Observe:
  - with small tweaks can get many functions with basic adder components



Penn ESE680-002 Spring2007 -- DeHon

11


## Arithmetic and Logic Unit



Penn ESE680-002 Spring2007 -- DeHon

12

## ALU Functions



- A+B w/ Carry
- B-A
- A xor B (squash carry)
- A\*B (squash carry)
- /A
- B<<1

Penn ESE680-002 Spring2007 -- DeHon

13

## Table Lookup Function

- Observe 2: only  $2^{2^3}=256$  functions of 3 inputs
  - 3-inputs = A, B, carry in from lower
- Two, 3-input Lookup Tables
  - give all functions of 2-inputs and a cascade
  - 8b to specify function of each lookup table
- LUT = LookUp Table

Penn ESE680-002 Spring2007 -- DeHon

14

## What does this mean?

- With only one active component
  - ALU, **nand** gate, LUT
- Can implement **any** function
  - given appropriate
    - state registers
    - muxes (interconnect)
    - Control

Penn ESE680-002 Spring2007 -- DeHon

15

## Defining Terms

### Fixed Function:

- Computes one function (e.g. FP-multiply, divider, DCT)
- Function defined at fabrication time

### Programmable:

- Computes “any” computable function (e.g. Processor, DSPs, FPGAs)
- Function defined after fabrication


Penn ESE680-002 Spring2007 -- DeHon

16

## Revisit Example

Can implement **any** function given appropriate

- state registers
- muxes (interconnect)
- control



- We do see a proliferation of memory and muxes -- what do we do about that?

Penn ESE680-002 Spring2007 -- DeHon

17

## Virtualization

Penn ESE680-002 Spring2007 -- DeHon

18


## Back to Memories

- State in memory more compact than “live” registers
  - shared input/output/drivers
- If we’re sequentializing, only need one (few) data item at a time anyway
  - *i.e.* sharing compute unit, might as well share interconnect
- Shared interconnect also gives muxing function

Penn ESE680-002 Spring2007 -- DeHon

19


## ALU + Memory



Penn ESE680-002 Spring2007 -- DeHon

20

## What's left?




Penn ESE680-002 Spring2007 -- DeHon

21

## Control


- Still need that controller which directed which state, went where, and when
- Has more work now,
  - also say what operations for compute unit



Penn ESE680-002 Spring2007 -- DeHon

## Implementing Control

- Implementing a single, fixed computation
  - might still just build a custom FSM




Penn ESE680-002 Spring2007 -- DeHon

23

## ...and Programmable

- At this point, it’s a small leap to say maybe the controller can be programmable as well
- Then have a building block which can implement anything
  - within state and control programmability bounds



Penn ESE680-002 Spring2007 -- DeHon


## Simplest Programmable Control

- Use a memory to “record” control instructions
- “Play” control with sequence



Penn ESE680-002 Spring2007 -- DeHon

## Our “First” Programmable Architecture




Penn ES

26

## Instructions

- Identify the bits which control the function of our programmable device as:


– *Instructions*



Penn ESE680-002 Spring2007 -- DeHon

## Programming an Operation


- Consider:
  - $C = (A+2B) \& 00001111$
- Cannot do this all at once
  - But can do it in pieces



Penn ESE680-002 Spring2007 -- DeHon

## ALU Encoding

- Each operation has some bit sequence
- ADD 0000
- SUB 0010
- INV 0001
- SLL 1110
- SLR 1100
- AND 1000




Penn ESE680-002 Spring2007 -- DeHon

29

## Programming an Operation

$C = (A+2B) \& 00001111$

- Decompose into pieces
  - Compute 2B                     $Op \ w \ src1 \ src2 \ dst$   
0000 1 001 001 010
  - Add A and 2B                0000 1 000 010 011
  - AND sum with mask        1000 1 011 100 111



Penn ESE680-002 Spring2007 -- DeHon

### Fill Instruction Memory

Op w src1 src2 dst

- 000: 0000 1 001 001 010
- 001: 0000 1 000 010 011
- 010: 1000 1 011 100 111

Program operation by filling memory.

Penn ESE680-002 Spring200

### Machine State: Initial

- Counter: 0
- Instruction Memory:
  - 000: 0000 1 001 001 010
  - 001: 0000 1 000 010 011
  - 010: 1000 1 011 100 111
- Data Memory:
  - 000: A
  - 001: B
  - 010: ?
  - 011: ?
  - 100: 00001111
  - 101: ?
  - 110: ?
  - 111: ?

Penn ESE680-002 Spring2007 -- DeHon

32

### First Operation

- Counter: 0
- Instruction Memory:
  - 000: 0000 1 001 001 010**
  - 001: 0000 1 000 010 011
  - 010: 1000 1 011 100 111
- Data Memory:
  - 000: A
  - 001: B
  - 010: ?
  - 011: ?
  - 100: 00001111
  - 101: ?
  - 110: ?
  - 111: ?

Penn ESE680-002 Spring2007 -- DeHon

33

### First Operation Complete

- Counter: 0
- Instruction Memory:
  - 000: 0000 1 001 001 010**
  - 001: 0000 1 000 010 011
  - 010: 1000 1 011 100 111
- Data Memory:
  - 000: A
  - 001: B
  - 010: **2B**
  - 011: ?
  - 100: 00001111
  - 101: ?
  - 110: ?
  - 111: ?

Penn ESE680-002 Spring2007 -- DeHon

34

### Update Counter

- Counter: 1
- Instruction Memory:
  - 000: 0000 1 001 001 010
  - 001: 0000 1 000 010 011
  - 010: 1000 1 011 100 111
- Data Memory:
  - 000: A
  - 001: B
  - 010: 2B
  - 011: ?
  - 100: 00001111
  - 101: ?
  - 110: ?
  - 111: ?

Penn ESE680-002 Spring2007 -- DeHon

35

### Second Operation


- Counter: 1
- Instruction Memory:
  - 000: 0000 1 001 001 010
  - 001: 0000 1 000 010 011**
  - 010: 1000 1 011 100 111
- Data Memory:
  - 000: A
  - 001: B
  - 010: 2B
  - 011: ?
  - 100: 00001111
  - 101: ?
  - 110: ?
  - 111: ?

Penn ESE680-002 Spring2007 -- DeHon

36

## Second Operation Complete

- Counter: 1
- Instruction Memory:
  - 000: 0000 1 001 001 010
  - 001: 0000 1 000 010 011**
  - 010: 1000 1 011 100 111
- Data Memory:
  - 000: A
  - 001: B
  - 010: 2B
  - 011: **A+2B**
  - 100: 00001111
  - 101: ?
  - 110: ?
  - 111: ?




Penn ESE680-002 Spring2007 -- DeHon

37

## Update Counter

- Counter: 2
- Instruction Memory:
  - 000: 0000 1 001 001 010
  - 001: 0000 1 000 010 011
  - 010: 1000 1 011 100 111
- Data Memory:
  - 000: A
  - 001: B
  - 010: 2B
  - 011: A+2B
  - 100: 00001111
  - 101: ?
  - 110: ?
  - 111: ?




Penn ESE680-002 Spring2007 -- DeHon

38

## Third Operation

- Counter: 2
- Instruction Memory:
  - 000: 0000 1 001 001 010
  - 001: 0000 1 000 010 011
  - 010: 1000 1 011 100 111**
- Data Memory:
  - 000: A
  - 001: B
  - 010: 2B
  - 011: A+2B
  - 100: 00001111
  - 101: ?
  - 110: ?
  - 111: ?




Penn ESE680-002 Spring2007 -- DeHon

39

## Third Operation Complete

- Counter: 2
- Instruction Memory:
  - 000: 0000 1 001 001 010
  - 001: 0000 1 000 010 011
  - 010: 1000 1 011 100 111**
- Data Memory:
  - 000: A
  - 001: B
  - 010: 2B
  - 011: A+2B
  - 100: 00001111
  - 101: ?
  - 110: ?
  - 111: **(A+2B) & ...**




Penn ESE680-002 Spring2007 -- DeHon

40

## Result

- Can sequence together primitive operations in time
- **Communicating** state through memory
  - Memory as interconnect
- To perform “arbitrary” operations



Penn ESE680-002 Spring2007 -- DeHon

41

## “Any” Computation? (Universality)


- Any computation which can “fit” on the programmable substrate
- **Limitations:** hold entire computation and intermediate data

Penn ESE680-002 Spring2007 -- DeHon

42

## What have we done?

- Taken a computation:  $y = Ax^2 + Bx + C$
- Turned it into operators and interconnect




- Decomposed operators into a basic primitive: Additions, ALU, ...nand

Penn ESE680-002 Spring2007 -- DeHon


43

## What have we done?

- Said we can implement it on as few as one of **compute unit** {ALU, LUT, nand}



- Added an **instruction** to tell single, universal unit how to act as each operator in original graph



Penn ESE680-002 Spring2007 -- DeHon



## Virtualization

- We've *virtualized* the computation
- No longer need one **physical** compute unit for each operator in original computation
- Can suffice with:
  1. shared operator(s)
  2. a **description** of how each operator behaved
  3. a place to store the intermediate data between operators

Penn ESE680-002 Spring2007 -- DeHon

45

## Virtualization



Penn ESE680-002 Spring2007 -- DeHon

46

## Why Interesting?

- Memory compactness
- This works and was interesting because
  - the area to describe a computation, its interconnect, and its state
  - is much smaller than the physical area to spatially implement the computation
- e.g. traded multiplier for
  - few memory slots to hold state
  - few memory slots to describe operation
  - time on a shared unit (ALU)

Penn ESE680-002 Spring2007 -- DeHon

47

## Questions?

Penn ESE680-002 Spring2007 -- DeHon

48



## Admin Comments

- Homework #2 due Monday
- Reading: Dennard on Scaling

## Big Ideas [MSB Ideas]

- Memory: efficient way to hold state
  - ...and allows us to describe/implement computations of unbounded size
- State can be  $\ll$  computation [area]
- Resource sharing: key trick to reduce area
- Memory key tool for Area-Time tradeoffs
- “configuration” signals allow us to generalize the utility of a computational operator

## Big Ideas [MSB-1 Ideas]

- ALUs and LUTs as universal compute elements
- First programmable computing unit
- Two key functions of memory
  - retiming (interconnect in time)
  - instructions
    - description of computation