

# ESE680-002 (ESE534): Computer Organization

Day 6: January 29, 2007  
VLSI Scaling



## Today

- VLSI Scaling Rules
- Effects
- Historical/predicted scaling
- Variations (cheating)
- Limits

## Why Care?

- In this game, we must be able to predict the future
- Rapid technology advance
- Reason about changes and trends
- re-evaluate prior solutions given technology at time X.


## Why Care

- Cannot compare against what competitor does today
  - but what they can do at time you can ship
- Careful not to fall off curve
  - lose out to someone who can stay on curve

## Scaling

- **Premise:** features scale “uniformly”
  - everything gets better in a predictable manner
- **Parameters:**
  - $\lambda$  (lambda) -- Mead and Conway (class)
  - S -- Bohr
  - $1/\kappa$  -- Dennard

## Feature Size




$\lambda$  is half the minimum feature size in a VLSI process

[minimum feature usually channel width]

## Scaling

- Channel Length (L)
- Channel Width (W)
- Oxide Thickness ( $T_{ox}$ )
- Doping ( $N_a$ )
- Voltage (V)




Penn ESE680-002 Spring 2007 -- DeHon

7

## Scaling

- Channel Length (L)  $\lambda$
- Channel Width (W)  $\lambda$
- Oxide Thickness ( $T_{ox}$ )  $\lambda$
- Doping ( $N_a$ )  $1/\lambda$
- Voltage (V)  $\lambda$



Penn ESE680-002 Spring 2007 -- DeHon

8

## Effects?

- Area
- Capacitance
- Resistance
- Threshold ( $V_{th}$ )
- Current ( $I_d$ )
- Gate Delay ( $\tau_{gd}$ )
- Wire Delay ( $\tau_{wire}$ )
- Power

Penn ESE680-002 Spring 2007 -- DeHon

9


## Area

- $\lambda \rightarrow \lambda/\kappa$
- $A = L * W$
- $A \rightarrow A/\kappa^2$
- 130nm  $\rightarrow$  90nm
- 50% area
- 2x capacity same area

Penn ESE680-002 Spring 2007 -- DeHon


10

## Area Perspective



Penn E

## Capacity Scaling from Intel




Penn ESE680-002 Spring 2007 -- DeHon

12

# ITRS 2005 Moore's Law

Figure 10 ITRS Product Functions per Chip  
2005 ITRS Product Technology Trends -  
Functions per Chip



Source: 2005 ITRS - Exec. Summary ORTC Fig 10  
Penn ESE680-002 Spring 2007 -- DeHon


# Capacitance

- Capacitance per unit area

$$-C_{ox} = \epsilon_{SiO_2} / T_{ox}$$

$$-T_{ox} \rightarrow T_{ox} / \kappa$$

$$-C_{ox} \rightarrow \kappa C_{ox}$$




Penn ESE680-002 Spring 2007 -- DeHon

# Capacitance

- Gate Capacitance

- $C_{gate} = A * C_{ox}$
- $A \rightarrow A / \kappa^2$
- $C_{ox} \rightarrow \kappa C_{ox}$
- $C_{gate} \rightarrow C_{gate} / \kappa$



Penn ESE680-002 Spring 2007 -- DeHon

# Threshold Voltage

Before:

$$V_{th} = \frac{1}{C_{OX}} (-Q_{eff} + (2\epsilon_s q N_a (\phi_s + V_{s-sub}))^{1/2}) + (W_f + \phi_s)$$

$$(W_f + \phi_s) \approx 0$$

adjust  $V_{s-sub}$  so  $(\phi_s + V_{s-sub}) \rightarrow \frac{(\phi_s + V_{s-sub})}{\kappa}$

After:

$$V'_{th} = \frac{1}{\kappa C_{OX}} (-Q_{eff} + (2\epsilon_s q N_a \frac{(\phi_s + V_{s-sub})}{\kappa})^{1/2})$$

$$V'_{th} \approx \frac{V_{th}}{\kappa}$$

Penn ESE680-002 Spring 2007 -- DeHon

# Threshold Voltage

- $V_{TH} \rightarrow V_{TH} / \kappa$

Penn ESE680-002 Spring 2007 -- DeHon

# Current

- Saturation Current

$$I_d = (\mu C_{OX} / 2) (W/L) (V_{gs} - V_{TH})^2$$

$$V_{gs} = V \rightarrow V / \kappa$$


$$V_{TH} \rightarrow V_{TH} / \kappa$$

$$W \rightarrow W / \kappa$$

$$L \rightarrow L / \kappa$$

$$C_{ox} \rightarrow \kappa C_{ox}$$


$$I_d \rightarrow I_d / \kappa$$




Penn ESE680-002 Spring 2007 -- DeHon

## Gate Delay

- $\tau_{gd} = Q/I = (CV)/I$
- $V \rightarrow V/\kappa$
- $I_d \rightarrow I_d/\kappa$
- $C \rightarrow C/\kappa$
- $\tau_{gd} \rightarrow \tau_{gd}/\kappa$




Penn ESE680-002 Spring 2007 -- DeHon 19



## Resistance

- $R = \rho L / (W * t)$
- $W \rightarrow W/\kappa$
- $L, t$  similar
- $R \rightarrow \kappa R$



Penn ESE680-002 Spring 2007 -- DeHon 21

## Wire Delay

- $\tau_{wire} = R * C$
- ...assuming (logical) wire lengths remain constant...
- $R \rightarrow \kappa R$
- $C \rightarrow C/\kappa$
- $\tau_{wire} \rightarrow \tau_{wire}$
- Assume short wire or buffered wire
- (unbuffered wire ultimately scales as length squared)

Penn ESE680-002 Spring 2007 -- DeHon 22

## Power Dissipation (Static Load)



- Resistive Power
  - $P = V * I$
  - $V \rightarrow V/\kappa$
  - $I_d \rightarrow I_d/\kappa$
  - $P \rightarrow P/\kappa^2$

Penn ESE680-002 Spring 2007 -- DeHon 23

## Power Dissipation (Dynamic)

- Capacitive (Dis)charging
  - $P = (1/2)CV^2f$
  - $V \rightarrow V/\kappa$
  - $C \rightarrow C/\kappa$
  - $P \rightarrow P/\kappa^3$
- Increase Frequency
  - $\tau_{gd} \rightarrow \tau_{gd}/\kappa$
  - So:  $f \rightarrow \kappa f$  ?
  - $P \rightarrow P/\kappa^2$

Penn ESE680-002 Spring 2007 -- DeHon 24



- ## Effects?
- Area  $1/\kappa^2$
  - Capacitance  $1/\kappa$
  - Resistance  $\kappa$
  - Threshold ( $V_{th}$ )  $1/\kappa$
  - Current ( $I_d$ )  $1/\kappa$
  - Gate Delay ( $\tau_{gd}$ )  $1/\kappa$
  - Wire Delay ( $\tau_{wire}$ ) 1
  - Power  $1/\kappa^2 \rightarrow 1/\kappa^3$
- Penn ESE680-002 Spring 2007 -- DeHon <sup>27</sup>


- ## ITRS Roadmap
- Semiconductor Industry rides this scaling curve
  - Try to predict where industry going
    - (requirements...self fulfilling prophecy)
  - <http://public.itrs.net>
- Penn ESE680-002 Spring 2007 -- DeHon <sup>28</sup>




## MOS Transistor *Scaling* (1974 to present)

# S=0.7

## [0.5x per 2 nodes]

Source: 2001 ITRS - Exec. Summary, ORTC Figure [from Andrew Kahng] <sup>29</sup>  
Penn ESE680-002 Spring 2007 -- DeHon





### What happens to delays?

- If delays in gates/switching?
- If delays in interconnect?
- Logical interconnect lengths?

Penn ESE680-002 Spring 2007 -- DeHon 34

### Delays?

- If delays in gates/switching?  
– Delay reduce with  $1/\kappa [\lambda]$

Penn ESE680-002 Spring 2007 -- DeHon 35

### Delays

- Logical capacities growing
- Wirelengths?  
– No locality:  $L \rightarrow \kappa$  (slower!)  
– Rent's Rule
  - $L \rightarrow n^{(p-0.5)}$
  - $[p > 0.5]$

Penn ESE680-002 Spring 2007 -- DeHon 36

## Compute Density

- Density = compute / (Area \* Time)
- $\kappa^3$ : compute density scaling  $> \kappa$
- $\kappa^3$ : gates dominate,  $p < 0.5$
- $\kappa^2$ : moderate  $p$ , good fraction of gate delay
  - [p from Rent's Rule again – more on Day14]
- $\kappa$ : large  $p$  (wires dominate area and delay)

Penn ESE680-002 Spring 2007 -- DeHon

37

## Power Density

- $P \rightarrow P/\kappa^2$  (static, or increase frequency)
- $P \rightarrow P/\kappa^3$  (dynamic, same freq.)
- $A \rightarrow A/\kappa^2$
- $P/A \rightarrow P/A \dots$  or  $\dots P/\kappa A$

Penn ESE680-002 Spring 2007 -- DeHon

38

## Cheating...


- Don't like some of the implications
  - High resistance wires
  - Higher capacitance
  - Quantum tunneling
  - Need for more wiring
  - Not scale speed fast enough

Penn ESE680-002 Spring 2007 -- DeHon

39

## Improving Resistance


- $R = \rho L / (W * t)$
- $W \rightarrow W/\kappa$
- $L, t$  similar
- $R \rightarrow \kappa R$



- Don't scale  $t$  quite as fast.
- Decrease  $\rho$  (copper)

Penn ESE680-002 Spring 2007 -- DeHon

40




Penn

Figure 70 Cross-section of Hierarchical Scaling—MPU Device

## Capacitance and Leakage

- Capacitance per unit area
  - $C_{ox} = \epsilon_{SiO_2} / T_{ox}$
  - $T_{ox} \rightarrow T_{ox} / \kappa$
  - $C_{ox} \rightarrow \kappa C_{ox}$



Reduce Dielectric Constant  $\epsilon$  (interconnect)

and Increase Dielectric to substitute for scaling  $T_{ox}$  (gate quantum tunneling) 42

Penn ESE680-002 Spring 2007 -- DeHon

## Threshold Voltage

Before:

$$V_{th} = \frac{1}{C_{OX}} \left( -Q_{eff} + (2\epsilon_s q N_a (\phi_s + V_{s-sub}))^{1/2} \right) + (W_f + \phi_s)$$

$$(W_f + \phi_s) \approx 0$$

adjust  $V_{s-sub}$  so  $(\phi_s + V_{s-sub}) \rightarrow \frac{(\phi_s + V_{s-sub})}{\kappa}$

After:

$$V'_{th} = \frac{1}{\kappa C_{OX}} \left( -Q_{eff} + (2\epsilon_s q n N_a \frac{(\phi_s + V_{s-sub})}{\kappa})^{1/2} \right)$$

$$V'_{th} \approx \frac{V_{th}}{\kappa}$$

Penn ESE680-002 Spring 2007 -- DeHon

## ITRS 2005

Table 80a MPU Interconnect Technology Requirements—Near-term Years (continued)

Year of Production	2005	2006	2007	2008	2009	2010	2011	2012	2013
DRAM 1x Pitch (nm) (contacted)	80	70	65	57	50	45	40	36	32
MPU/ASIC Metal 1 x Pitch (nm)(contacted)	90	78	68	59	52	45	40	36	32
MPU Physical Gate Length (nm)	32	28	25	22	20	18	16	14	13
Line length (nm) where 25% of switching voltage is induced on victim minimum global wire by reasonable [4]	170	147	137	130	128	124	120	115	97
Cu thinning of maximum width global wiring due to dishing and erosion (nm), 10% x height, 50% areal density	220	220	230	230	240	240	240	250	250
Cu thinning global wiring due to dishing (nm), 100 um wide feature	24	21	19	17	15	14	13	13	10
Conductor effective resistivity (μΩ-cm) Cu wiring, assumes no scattering	2.2	2.2	2.2	2.2	2.2	2.2	2.2	2.2	2.2
Interlevel metal insulator - effective dielectric constant (κ)	3.1-3.4	3.1-3.4	2.7-3.0	2.7-3.0	2.5-2.8	2.5-2.8	2.5-2.8	2.1-2.4	2.1-2.4
Interlevel metal insulator (minimum expected) - bulk dielectric constant (κ)	≤2.7	≤2.7	≤2.4	≤2.4	≤2.2	≤2.2	≤2.2	≤2.0	≤2.0

44

Penn ESE680-002 Spring 2007 -- DeHon

## High-K dielectric Survey

Table 2 Selected material and electrical properties of high-k gate dielectrics. Data compiled from Robertson [25], Gecev et al. [20], Hubbard and Schlom [19], and other sources.

Dielectric	Dielectric constant (bulk)	Bandgap (eV)	Conduction band offset (eV)	Leakage current reduction w.r.t. SiO <sub>2</sub>	Thermal stability w.r.t. silicon (MEIS data)
Silicon dioxide (SiO <sub>2</sub> )	3.9	9	3.5	N/A	>1050°C
Silicon nitride (Si <sub>3</sub> N <sub>4</sub> )	7	5.3	2.4	>1050°C	>1050°C
Aluminum oxide (Al <sub>2</sub> O <sub>3</sub> )	~10	8.8	2.8	10 <sup>2</sup> -10 <sup>3</sup> x	~1000°C, RTA
Tantalum pentoxide (Ta <sub>2</sub> O <sub>5</sub> )	25	4.4	0.36		Not thermodynamically stable with silicon
Lanthanum oxide (La <sub>2</sub> O <sub>3</sub> )	~21	6 <sup>a</sup>	2.3		
Gadolinium oxide (Gd <sub>2</sub> O <sub>3</sub> )	~12				
Yttrium oxide (Y <sub>2</sub> O <sub>3</sub> )	~15	6	2.3	10 <sup>2</sup> -10 <sup>3</sup> x	Silicate formation
Hafnium oxide (HfO <sub>2</sub> )	~20	6	1.5	10 <sup>2</sup> -10 <sup>3</sup> x	~950°C
Zirconium oxide (ZrO <sub>2</sub> )	~23	5.8	1.4	10 <sup>2</sup> -10 <sup>3</sup> x	~900°C
Strontium titanate (SrTiO <sub>3</sub> )		3.3	-0.1		
Zirconium silicate (ZrSiO <sub>4</sub> )		6 <sup>a</sup>	1.5		
Hafnium silicate (HfSiO <sub>4</sub> )		8 <sup>a</sup>	1.5		

<sup>a</sup>Estimated value.

Wong/IBM J. of R&D, V46N2/3P133-168

45

Penn ESE680-002 Spring 2007 -- DeHon

## Intel Saturday NYT Announcement

### Intel Says Chips Will Run Faster, Using Less Power

- NYT 1/27/07, John Markov
- Claim: "most significant change in the materials used to manufacture silicon chips since Intel pioneered the modern integrated-circuit transistor more than four decades ago"
- "Intel's advance was in part in finding a new insulator composed of an alloy of hafnium... will replace the use of silicon dioxide."

#### Smaller and Efficient

As microprocessor transistors become smaller, stopping undesired current leakage becomes more difficult. This leakage leads to shortened battery life. Intel's current chips use a new insulator material to prevent this, reducing power consumption.

Current transistors use silicon for silicon dioxide insulators, which tend to current leakage. Transistors that use hafnium oxide insulators reduce the leakage but reduce the electric charge passing through, impacting performance.




New transistors use a hafnium-based insulator and a metal gate electrode. Hafnium provides stronger electrical coupling, so the transistor can be made smaller to reduce leakage without degrading the performance of the transistor.



The hafnium-based transistor has a smaller gate length and a smaller gate oxide thickness, which allows for higher performance and lower power consumption.

Penn ESE680-002 Spring 2007 -- DeHon

## Wire Layers = More Wiring



47

Penn ESE680-002 Spring 2007 -- DeHon

## Typical chip cross-section illustrating hierarchical scaling methodology




Figure 70 Cross-section of Hierarchical Scaling—MPU Device

Penn ESE680-002 Spring 2007 -- DeHon

[ITRS2005 Interconnect Chapter]

48



## Improving Gate Delay

- $\tau_{gd} = Q/I = (CV)/I$

- $V \rightarrow V/\kappa$

- $I_d = (\mu C_{ox}/2)(W/L)(V_{gs} - V_{TH})^2$


- $I_d \rightarrow I_d/\kappa$

- $C \rightarrow C/\kappa$

- $\tau_{gd} \rightarrow \tau_{gd}/\kappa$

- Lower C.

- Don't scale V.



...But

## Power Dissipation (Dynamic)

- Capacitive (Dis)charging
  - $P = (1/2)CV^2f$
  - $V \rightarrow V/\kappa$
  - $C \rightarrow C/\kappa$
  - $P \rightarrow P/\kappa^3$
- Increase Frequency?
  - $f \rightarrow \kappa f$  ?
  - $P \rightarrow P/\kappa^2$

If not scale V, power dissipation not scale.

## ...And Power Density


- $P \rightarrow P$  (increase frequency)
- $P \rightarrow > P/\kappa$  (dynamic, same freq.)
- $A \rightarrow A/\kappa^2$
- $P/A \rightarrow \kappa P/A$  ... or ...  $\kappa^2 P/A$

- **Power Density Increases**

...this is where some companies have gotten into trouble...

## Intel on Leakage

### Projected Power (unconstrained)




## Physical Limits

- Doping?
- Features?

## Physical Limits

- Depended on
  - bulk effects
    - doping
    - current (many electrons)
    - mean free path in conductor
  - localized to conductors
- Eventually
  - single electrons, atoms
  - distances close enough to allow tunneling



### Electrons

Table 40b High-Performance Logic Technology Requirements—Long-term (continued)

Grey cells delineate one of two time periods: either before initial production ramp has started for ultra-thin body fully depleted (UTB FD) SOI or double-gate (DG) MOSFETs, or beyond when planar bulk or UTB FD MOSFETs have reached the limits of practical scaling (see the text and the table notes for further discussion).

Year of Production	2014	2015	2016	2017	2018	2019	2020
DRAM 1/2 Pitch (nm) (contacted)	28	25	22	20	18	16	14
MPU/GADC Metal 1 (M1) 1/2 Pitch (nm)(contacted)	28	25	22	20	18	16	14
MPU Physical Gate Length (nm)	21	19	9	8	7	6	6
$R_{sp}$ Effective Parasitic series source/drain resistance [12]							
Finer Bulk (F) (nm)							
UTB FD (F) (nm)	76	76					
DG (F) (nm)	85	85	75	70	65	60	55
$C_{g,ideal}$ Ideal NMOS Device Gate Capacitance [13]							
Extended Finer Bulk (F) (nm)							
UTB FD (F) (nm)	4.22E-16	3.83E-16					
DG (F) (nm)	3.80E-16	3.46E-16	3.45E-16	3.07E-16	2.69E-16	2.30E-16	1.92E-16
$C_{g,total}$ Total gate capacitance for calculation of CVT [14]							
Extended Finer Bulk (F) (nm)							
UTB FD (F) (nm)	6.45E-16	6.03E-16					
DG (F) (nm)	5.09E-16	5.29E-16	6.25E-16	4.87E-16	4.48E-16	4.10E-16	3.62E-16

$e = 1.6 \times 10^{-19} \text{ C}$       How many electrons?      56

Penn ESE680-002 Spring 2007 -- DeHon

### What Is A "Red Brick" ?

- Red Brick = ITRS Technology Requirement with no known solution
- Alternate definition: Red Brick = something that REQUIRES billions of dollars in R&D investment

[from Andrew Kahng]      57

Penn ESE680-002 Spring 2007 -- DeHon

### The "Red Brick Wall" - 2001 ITRS vs 1999

Table 1. 2001 Status of Red Brick Wall

Year of production	2001	2003	2005	2007	2010	2015
DRAM half-pitch (nm)	130	100	80	65	45	22
Overlay accuracy (nm)	46	35	28	23	18	9
MPU gate length (nm)	90	65	45	35	25	13
CD control (nm)	8	5.5	3.9	3.1	2.2	1.1
$T_{junc}$ (equivalent) (nm)	1.3-1.6	1.1-1.5	0.8-1.3	0.6-1.1	0.5-0.8	0.4-0.5
Junction depth (nm)	48-95	33-66	24-47	18-37	13-26	7-13
Metal cladding thickness (nm)	16	12	9	7	5	2.5
Intermetal dielectric constant, k	3.0-3.6	3.0-3.6	2.6-3.1	2.3-2.7	2.1	1.8

Table 2. 1999 Status of Red Brick Wall

Year of production	1999	2002	2005	2008	2011	2014
DRAM half-pitch (nm)	180	130	100	70	50	35
Overlay accuracy (nm)	65	45	35	25	20	15
MPU gate length (nm)	140	85-90	65	45	30-32	20-22
CD control (nm)	14	9	6	4	3	2
$T_{junc}$ (equivalent) (nm)	1.3-2.5	1.5-1.3	1.0-1.5	0.8-1.2	0.6-0.8	0.5-0.6
Junction depth (nm)	42-70	25-43	20-33	16-29	11-19	8-13
Metal cladding thickness (nm)	17	13	10	0	0	0
Intermetal dielectric constant, k	3.5-4.0	2.7-3.56	1.6-2.2	1.5	<1.5	<1.5

Source: Semiconductor International - <http://www.e-insite.net/semiconductor/index.asp?layout=article&articleid=CA187876>

Penn ESE680-002 Spring 2007 -- DeHon [from Andrew Kahng]      58

### ITRS 2005 ...

Table 40a High-Performance Logic Technology Requirements—Near-term (continued)

Grey cells delineate one of two time periods: either before initial production ramp has started for ultra-thin body fully depleted (UTB FD) SOI or double-gate (DG) MOSFETs, or beyond when planar bulk or UTB FD MOSFETs have reached the limits of practical scaling (see the text and the table notes for further discussion).

Year of Production	2005	2006	2007	2008	2009	2010	2011	2012	2013
DRAM 1/2 Pitch (nm) (contacted)	80	70	65	57	50	45	40	36	32
MPU/GADC Metal 1 (M1) 1/2 Pitch (nm)(contacted)	90	78	68	59	52	45	40	36	32
MPU Physical Gate Length (nm)	32	28	25	22	20	18	16	14	13
$R_{sp}$ Effective Parasitic series source/drain resistance [12]									
Finer Bulk (F) (nm)	100	170	140	140	120	105	90	70	
UTB FD (F) (nm)				155	140	125	110	90	75
DG (F) (nm)							110	100	90
$C_{g,ideal}$ Ideal NMOS Device Gate Capacitance [13]									
Extended Finer Bulk (F) (nm)	5.73E-16	5.25E-16	4.69E-16	6.37E-16	6.72E-16	6.79E-16	7.29E-16	6.41E-16	
UTB FD (F) (nm)	5.94E-16	5.75E-16	5.65E-16	6.52E-16	6.52E-16	5.37E-16	4.98E-16	4.98E-16	
DG (F) (nm)							6.69E-16	4.39E-16	4.48E-16
$C_{g,total}$ Total gate capacitance for calculation of CVT [14]									
Extended Finer Bulk (F) (nm)	8.13E-16	7.65E-16	6.99E-16	3.47E-16	3.42E-16	3.29E-16	3.59E-16	7.31E-16	
UTB FD (F) (nm)				3.94E-16	7.55E-16	7.35E-16	6.92E-16	6.67E-16	6.18E-16
DG (F) (nm)							6.59E-16	6.29E-16	6.28E-16
$\tau = CVT$ NMOSFET intrinsic delay (ps) [15]	0.870	0.740	0.660	0.540	0.450	0.400	0.340	0.290	0.250
$\tau_{10}$ NMOSFET intrinsic switching speed (GHz) [16]	1149	1351	1563	1852	2174	2500	2941	3443	4000

Penn ESE680-002 Spring 2007 -- DeHon      59

### Conventional Scaling

- Ends in your lifetime
- ...perhaps in your first few years out of school...
- Perhaps already:
  - "Basically, this is the end of scaling."
  - May 2005, Bernard Meyerson, V.P. and chief technologist for IBM's systems and technology group

Penn ESE680-002 Spring 2007 -- DeHon      60

## Finishing Up...

Penn ESE680-002 Spring 2007 -- DeHon

61

## Big Ideas [MSB Ideas]

- Moderately predictable VLSI Scaling
  - unprecedented capacities/capability growth for engineered systems
  - **change**
  - be prepared to exploit
  - account for in comparing across time
  - ...but not for much longer

Penn ESE680-002 Spring 2007 -- DeHon

62

## Big Ideas [MSB-1 Ideas]

- Uniform scaling reasonably accurate for past couple of decades
- Area increase  $\kappa^2$ 
  - Real capacity maybe a little less?
- Gate delay decreases ( $1/\kappa$ )
- Wire delay not decrease, maybe increase
- Overall delay decrease less than ( $1/\kappa$ )

Penn ESE680-002 Spring 2007 -- DeHon

63