




Architecture Taxonomy


PCs	Pints/PC	depth	width	Architecture
0	1	1	1	FPGA
1	1	1024	32	Scalar Processor (RISC)
1	Ν	D	W	VLIW (superscalar)
1	1	Small	W*N	SIMD, GPU, Vector
N	1	D	W	MIMD
4	4	2048	64	Quad core
ESE534 Spring 20	Dellas			4








































Calibrate Model					
FPGA	model $w = 1$, $d = c = 1$, $k = 4$ Xilinx 4K Altera 8K	880Κ λ ² 630Κλ ² 930Κλ ²			
SIMD	model $w = 1000$, $c = 0$, $d = 64$, $k = 3$ Abacus	170Κλ ² 190Κλ ²			
Processor Penn ESE534 Spring 20	w = 32, d = 32, c = 1024, k = 2 MIPS-X	2.6M λ^2 2.1M λ^2 20			



























































Big Ideas [MSB Ideas]

- Applications typically have structure
- Exploit this structure to reduce resource requirements
- Architecture is about understanding and exploiting structure and costs to reduce requirements

Penn ESE534 Spring 2010 -- DeHon

43

Big Ideas [MSB Ideas]

- Instruction organization induces a design space (taxonomy) for programmable architectures
- Arch. structure and application requirements mismatch ⇒ inefficiencies
- Model ⇒ visualize efficiency trends
- Architecture space is huge
 - can be very inefficient

- need to learn to navigate

44