

ESE534: Computer Organization

Day 18: March 31, 2010
Interconnect 3: Richness



Penn ESE534 Spring2010 -- DeHon

Last Time

- Rent's Rule
 - And its implications
- Superlinear growth rate of interconnect $p > 0.5$
 - Area growth $\Omega(N^{2p})$

Penn ESE534 Spring2010 -- DeHon

2

Today

- How rich should interconnect be?
 - specifics of understanding interconnect
 - methodology for attacking these kinds of questions

Penn ESE534 Spring2010 -- DeHon

3

Now What?


- There is structure (locality)
- Rent characterizes locality
- How rich should interconnect be?
 - Allow full utilization?
 - Most area efficient?
- Need to model requirements and area impact

Penn ESE534 Spring2010 -- DeHon

4

Preclass 1 and 2

- Wire count?




Penn ESE534 Spring2010 -- DeHon

5

Preclass 1 and 2

- Wire count?




Penn ESE534 Spring2010 -- DeHon

6


Preclass 1 and 2

- Wire count?




Step 1: Build Architecture Model

- Assume geometric growth
- Pick parameters: Build architecture can tune
 - C
 - p




Tree of Meshes




- Natural model is hierarchical
- Restricted internal bandwidth
- Can match to model

Parameterize C




Parameterize p

- What is p for each network?



Parameterize Growth



Step 2: Area Model


- Need to know effect of architecture parameters on area (costs)
 - focus on dominant components
 - wires
 - switches
 - logic blocks(?)

Area Parameters


- $A_{\text{logic}} = 40K\lambda^2$
- $A_{\text{sw}} = 2.5K\lambda^2$
- Wire Pitch = 8λ

Switchbox Population

- Full population is excessive (next lecture)
- **Hypothesis:** linear population adequate
 - still to be (dis)proven




“Cartoon” VLSI Area Model




(Example artificially small for clarity)

Larger “Cartoon”



Effects of P on Area




P=0.5

P=0.67

P=0.75




1024 LUT Area Comparison



Step 3: Characterize Application Requirements

- Identify representative applications.
 - Today: IWLS93 logic benchmarks
- How much structure there?
- How much variation among applications?


Penn ESE534 Spring2010 -- DeHon 20



Complication

- Interconnect requirements **vary among applications**
- Interconnect richness **has large effect on area**
- What is effect of architecture/application mismatch?
 - Interconnect too rich?
 - Interconnect too poor?

Penn ESE534 Spring2010 -- DeHon 24



Step 4: Assess Resource Impact

- Map designs to parameterized architecture
- Identify architectural resource required

Compare: mapping to k-LUTs; LUT count vs. k.

Penn ESE534 Spring2010 -- DeHon

Mapping to Fixed Wire Schedule

- Easy if need fewer wires than Net
- If need more wires than net, must depopulate to meet interconnect limitations.

Design mapped onto network by using design up to fixed wire schedule until match design wire requirements.

Penn ESE534 Spring2010 -- DeHon

Preclass 3

- Smallest Network that Top graph fits on?

Penn ESE534 Spring2010 -- DeHon

Mapping to Fixed-WS

- Better results if "reassociate" rather than keeping original subtrees.


Regroup subtrees to match fixed wire schedule constraints in target network.

Penn ESE534 Spring2010 -- DeHon

Preclass 3

- Smallest Network that Middle graph fits on?



Penn ESE534 Spring2010 -- DeHon



Observation

- Don't really want a "bisection" of LUTs
 - subtree filled to capacity by *either* of
 - LUTs
 - root bandwidth
 - May be profitable to cut at some place other than midpoint
 - not require "balance" condition
 - "Bisection" should account for both LUT and wiring limitations

Penn ESE534 Spring2010 -- DeHon 32



Challenge

- Not know where to cut design
 - not knowing when wires will limit subtree capacity

Penn ESE534 Spring2010 -- DeHon 35

Brute Force Solution

- Explore all cuts
 - start with all LUTs in group
 - consider "all" balances
 - try cut
 - Recurse
- Viable?

Penn ESE534 Spring2010 -- DeHon 36

Brute Force

- Too expensive
- Exponential work
- ...viable if solving same subproblems

Penn ESE534 Spring2010 -- DeHon

37

Simplification

- Single linear ordering
- Partitions = pick split point on ordering
- Reduce to finding cost of [start,end] ranges (subtrees) within linear ordering
- Only n^2 such subproblems
- Can solve with dynamic programming

Penn ESE534 Spring2010 -- DeHon

38

Dynamic Programming

- Just one possible “heuristic” solution to this problem
 - not optimal
 - dependent on ordering
 - sacrifices ability to reorder on splits to avoid exponential problem size
- Opportunity to find a better solution here...

Penn ESE534 Spring2010 -- DeHon

39


Ordering LUTs

- Another problem
 - lay out gates in 1D line
 - minimize sum of squared wire length
 - tend to cluster connected gates together
 - Is solvable mathematically for optimal
 - Eigenvector of connectivity matrix
- Use this 1D ordering for our linear ordering

Penn ESE534 Spring2010 -- DeHon

40

Mapping Results



Penn ESE534 Spring2010 -- DeHon

-1


Step 5: Apply Area Model

- Assess impact of resource results

Penn ESE534 Spring2010 -- DeHon

42


Resources × Area Model ⇒ Area



Penn ESE534 Spring2010 -- DeHon

43


Net Area



Penn ESE534 Spring2010 -- DeHon

44

Picking Network Design Point




Minimize Objective	params C	params P	Sigma rel area	LUT Util.
relative area	6	0.6	1.23	0.87
area with full util	10	0.75	2.98	1.00

Don't optimize for 100% compute util. (100% yield)
...also don't optimize for highest peak.

Penn ESE534 Spring2010 -- DeHon

45


What about a single design?



Penn ESE534 Spring2010 -- DeHon

46

LUT Utilization predict Area?



Penn ESE534 Spring2010 -- DeHon

47

Methodology

1. Architecture model (parameterized)
2. Cost model
3. Important task characteristics
4. Mapping Algorithm
 - Map to determine resources
5. Apply cost model
6. Digest results
 - find optimum (multiple?)
 - understand conflicts (avoidable?)

Penn ESE534 Spring2010 -- DeHon

48

Admin

- Reading for Monday online
- Encourage start looking at HW8
 - Can run VPR experiments
 - Detail modeling of energy in architecture will build on material covered Monday and Wednesday

Penn ESE534 Spring2010 -- DeHon

49

Big Ideas [MSB Ideas]

- Interconnect area dominates logic area
- Interconnect requirements vary
 - among designs
 - within a single design
- To minimize area
 - focus on using dominant resource (interconnect)
 - may underuse non-dominant resources (LUTs)

Penn ESE534 Spring2010 -- DeHon

50

Big Ideas [MSB Ideas]

- Two different resources here
 - compute, interconnect
- Balance of resources required varies among designs (even within designs)
- Cannot expect full utilization of every resource
- Most area-efficient designs may *waste* some compute resources (cheaper resource)

Penn ESE534 Spring2010 -- DeHon

51