ESE534:
Computer Organization

Day 21: April 12, 2010
Retiming

Today

- Retiming Demand
  - Folded Computation
  - Logical Pipelining
  - Physical Pipelining
- Retiming Supply
  - Technology
  - Structures
  - Hierarchy

2

Retiming Demand

3

Image Processing

- Many operations can be described in terms of 2D window filters
  - Compute value as a weighted sum of the neighborhood
  - Out[x][y]=in[x][y]*c[1][1]+in[x-1][y]c[0][1]+in[x][y-1]*c[1][0]+in[x+1][y]*c[2][1]+in[x][y+1]*c[1][2]….
- Blurring, edge and feature detection, object recognition and tracking, motion estimation, VLSI design rule checking

4

Preclass 2

- Describes window computation:

```
1: for x=0 to N-1
2:    for y=0 to N-1
3:      out[x][y]=0;
4:      for wx=0 to W-1
5:        for wy=0 to W-1
6:          out[x][y]+=in[x+wx][y+wy]*c[wx][wy]
```

5

Preclass 2

- How many times is each in[x][y] used?

```
1: for x=0 to N-1
2:    for y=0 to N-1
3:      out[x][y]=0;
4:      for wx=0 to W-1
5:        for wy=0 to W-1
6:          out[x][y]+=in[x+wx][y+wy]*c[wx][wy]
```

6

1

Preclass 2

- Sequentialized on one multiplier,
  - Distance between in[x][y] uses?

1: for x=0 to N-1
2:   for y=0 to N-1
3:     out[x][y]=0;
4:     for wx=0 to W-1
5:       for wy=0 to W-1
6:   out[x][y]+=in[x+wx][y+wy]*c[wx][wy]

7

Window

8

Parallel Scaling/Spatial Sum

- Compute entire window at once
  - More hardware, fewer cycles

Preclass 2

- Unroll inner loop,
  - Distance between in[x][y] uses?

1: for x=0 to N-1
2:   for y=0 to N-1
3:     out[x][y]=0;
4:     for wx=0 to W-1
5:       for wy=0 to W-1
6:   out[x][y]+=in[x+wx][y+wy]*c[wx][wy]

10

Fully Spatial

- What if we gave each pixel its own processor?

11

Preclass 1

- How many registers on each link?

12

2

Flop Experiment #1

- Pipeline/C-slow/retime to single LUT delay per cycle
  - MCNC benchmarks to 256 4-LUTs
  - no interconnect accounting

| Number of Registers	1	2	3	4	5	6	7	8	9	10
Percentage	72	16	4.5	2.2	1.3	0.96	1.2	0.46	0.12	0.11

  - average 1.7 registers/LUT (some circuits 2--7)

13

Long Interconnect Path

- What happens if one of these links ends up on a long interconnect path?

14

Pipeline Interconnect Path

- To avoid cycle being limited by longest interconnect
  - Pipeline network

15

Chips >> Cycles

- Chips growing
- Gate delays shrinking
- Wire delays aren't scaling down
- → Will take many cycles to cross chip

16

Clock Cycle Radius

- Radius of logic can reach in one cycle (45 nm)
  - Radius 10 (preclass 20: L_{seg}=5 → 50ps)
    - Few hundred PEs
  - Chip side 600-700 PE
    - 400-500 thousand PEs
  - 100s of cycles to cross

## Pipelined Interconnect

- In what cases is this convenient?

18

3

Pipelined Interconnect

- When might it pose a challenge?

19

Long Interconnect Path

- What happens here?

20

Long Interconnect Path

- Adds pipeline delays
- May force further pipelining of logic to balance out paths
- More registers

21

Flop Experiment #1

- Pipeline/C-slow/retime to single LUT delay per cycle
  - MCNC benchmarks to 256 4-LUTs
  - no interconnect accounting

Number of Registers	1	2	3	4	5	6	7	8	9	10
Percentage	72	16	4.5	2.2	1.3	0.96	1.2	0.46	0.12	0.11

  - average 1.7 registers/LUT (some circuits 2--7)

22

Flop Experiment #2

- Pipeline and retime to HSRA cycle
  - place on HSRA
  - single LUT or interconnect timing domain
  - same MCNC benchmarks

Number of Registers	1	2	3	4	5	6	7	8	9	10	>10
Percentage	60	6.9	5.9	3.8	4.3	2.7	2.6	1.9	1.5	1.2	9.2

  - average 4.7 registers/LUT

[Tsu et al., FPGA 1999]

23

Retiming Requirements

- Retiming requirement depends on parallelism and performance
- Even with a given amount of parallelism
  - Will have a distribution of retiming requirements
  - May differ from task to task
  - May vary **independently** from compute/interconnect requirements
    - Another balance issue to watch
      - Balance with compute, interconnect
    - Need a canonical way to measure
   - Like Rent?

24

4

Retiming Supply

25

Optional Output

- Flip-flop (optionally) on output

- flip-flop: 4-5Kλ^2
- Switch to select: ~ 5Kλ^2
- Area: 1 LUT (800K→1Mλ^2/LUT)
- Bandwidth: 1b/cycle

26

Output

- Single Output
  - Ok, if don't need other timings of signal
- Multiple Output
  - more routing

27

Input

- More registers (K×)
  - 7-10Kλ^2/register+mux
  - 4-LUT => 30-40Kλ^2/depth
- No more interconnect than unretimed
  - **open**: compare savings to additional reg. cost
  - Area: 1 LUT (1M+d*40Kλ^2)   get Kd regs
    - d=4, 1.2Mλ^2
  - Bandwidth: K/cycle
    - 1/d th capacity

28

Preclass 3

Diagram	Description	Area per Block	Blocks Needed	Total Area	Best?
	4-LUT with single optional flip-flop on output	1.01Mλ^2			
	4-LUT with configurable depth output register with maximum depth 4	1.04Mλ^2			
	4-LUT with configurable depth input registers with maximum depth 4	1.16Mλ^2			

Some Numbers (memory)

- Unit of area = λ^2 (F=2λ)
  - [more next week]
- Register as stand-alone element ≈ 4Kλ^2
  - *e.g.* as needed/used last lecture
- Static RAM cell ≈ 1Kλ^2
  - SRAM Memory (single ported)
- Dynamic RAM cell (DRAM process) ≈ 100λ^2
- Dynamic RAM cell (SRAM process) ≈ 300λ^2

30

5

Retiming Density

- LUT+interconnect ≈ $1M\lambda^2$
- Register as stand-alone element ≈ $4K\lambda^2$
- Static RAM cell ≈ $1K\lambda^2$
  - SRAM Memory (single ported)
- Dynamic RAM cell (DRAM process) ≈ $100\lambda^2$
- Dynamic RAM cell (SRAM process) ≈ $300\lambda^2$
- Can have much more retiming memory per chip if put it in large arrays
  - …but then cannot get to it as frequently

31

Retiming Structure Concerns

- Area: λ^2/bit
- Throughput: bandwidth (bits/time)
- Energy

32

Just Logic Blocks

- Most primitive
  - build flip-flop out of logic blocks
    - I ←D*/Clk + I*Clk
    - Q ←Q*/Clk + I*Clk
  - Area: 2 LUTs (800K→$1M\lambda^2$/LUT each)
 - Bandwidth: 1b/cycle

Data — i — q

clk

33

Separate Flip-Flops

- Network flip flop w/ own interconnect
  - + can deploy where needed
  - − requires more interconnect
  - + Vary LUT/FF ratio
    - Arch. Parameter

  - Assume routing ∝ inputs
    - 1/4 size of LUT
  - Area: $200K\lambda^2$ each
  - Bandwidth: 1b/cycle

LUT.4   LUT.4

34

Virtex SRL16

SHIFTIN   SRLC16

SHIFT-REG

A[3:0]   A[4:1]   D
          MC15
D(BY)   WS   DI   D   Q   Registered Output
                                      Output
CE (SR)   WSG
CLK   WE
          CK

SHIFTOUT

DS001_35_110600

Figure 21: **Shift Register Configurations**

- Xilinx Virtex 4-LUT
  - Use as 16b shiftreg

- Area: ~$1M\lambda^2/16 \approx 60K\lambda^2$/bit
  - Does not need CLBs to control
- Bandwidth: 1b/2 cycle (1/2 CLB)
  - 1/16 th capacity

35

Register File Memory Bank

- From MIPS-X
 - $1K\lambda^2$/bit + $500\lambda^2$/port
  - Area(RF) = (d+6)(W+6)($1K\lambda^2$+ports* $500\lambda^2$)
- w>>6,d>>6 I+o=2 => $2K\lambda^2$/bit
- w=1,d>>6 I=o=4 => $35K\lambda^2$/bit
  - comparable to input chain
- More efficient for wide-word cases

36

6

Xilinx CLB

- Xilinx 4K CLB
  - as memory
  - works like RF

- Area: 1/2 CLB $(640K\lambda^2)/16 \approx 40K\lambda^2$/bit
  - but need 4 CLBs to control
- Bandwidth: 1b/2 cycle (1/2 CLB)
  - 1/16 th capacity

Memory Blocks

- SRAM bit $\approx 1200\lambda^2$ (large arrays)
- DRAM bit $\approx 100\lambda^2$ (large arrays)

- Bandwidth: W bits / 2 cycles
  - usually single read/write
  - $1/2^A$ th capacity

Dual-Ported Block RAMs

- Virtex-6 Series 36Kb memories
- Stratix-4
  - 640b, 9Kb, 144Kb
- Can put 1M/1K≈1K bits in space of 4-LUT
  - Trade few 4-LUTs for considerable memory

Hierarchy/Structure Summary

- "Memory Hierarchy" arises from area/ bandwidth tradeoffs
  - Smaller/cheaper to store words/blocks
    - (saves routing and control)
  - Smaller/cheaper to handle long retiming in larger arrays (reduce interconnect)
  - High bandwidth out of shallow memories
  - Applications have mix of retiming needs

	DRAM	SRAM	RF bit	FF/RF	RF×1	XC	In FF	net FF	FF/LUT
λ^2	100	1200	2K	5K	40K	40K	75K	200K	800K
bw/cap.	$1/10^7$	$1/10^5$–10^3		1/100	1/100	1/16	1/4	1/1	1/1

Modern FPGAs

- Output Flop (depth 1)
- Use LUT as Shift Register (16)
- Embedded RAMs (9Kb,36Kb)
- Interface off-chip DRAM (~0.1—1Gb)
- No retiming in interconnect
  - ….yet

Modern Processors

- DSPs have accumulator (depth 1)
- Inter-stage pipelines (depth 1)
  - Lots of pipelining in memory path…
- Reorder Buffer (4—32)
- Architected RF (16, 32, 128)
- Actual RF (256, 512…)
- L1 Cache (~64Kb)
- L2 Cache (~1Mb)
- L3 Cache (10-100Mb)
- Main Memory in DRAM (~10-100Gb)

Admin

- Final Exercise
  - Basic statement out
  - Will continue to refine and detail
  - One arch. Desc. to add by next Monday
- No new homework grading
- Reading for Wednesday on web

43

Big Ideas
[MSB Ideas]

- Tasks have a wide variety of retiming distances (depths)
  - Within design, among tasks
- Retiming requirements vary independently of compute, interconnect requirements (balance)
- Wide variety of retiming costs
  - $100\ \lambda^2 \rightarrow 1M\lambda^2$
- Routing and I/O bandwidth
  - big factors in costs
- Gives rise to memory (retiming) hierarchy 44

8