

ESE534 Computer Organization

Day 8: February 10, 2010
Energy, Power, Reliability



Today

- Energy Tradeoffs?
- Voltage limits and leakage?
- Variations
- Transients
- Thermodynamics meets Information Theory (brief, if we get to it)

At Issue

- Many now argue **power** will be the ultimate scaling limit
 - (not lithography, costs, ...)
- Proliferation of portable and handheld devices
 - ...battery size and life biggest issues
- Cooling, energy costs may dominate cost of electronics
 - Even server room applications

Preclass 1

- 1GHz case
 - Voltage?
 - Energy per Operation?
 - Power required for 2 processors?
- 2GHz case
 - Voltage?
 - Energy per Operation?
 - Power required for 1 processor?

Energy and Delay

$$E = \frac{1}{2} CV^2$$
$$\tau_{gd} = Q/I = (CV)/I$$

$$I_{d,sat} = (\mu C_{OX}/2)(W/L)(V_{gs} - V_{TH})^2$$

Tradeoff

- $E \approx V^2$
- $\tau_{gd} \approx 1/V$
- We can trade speed for energy
- $E \times (\tau_{gd})^2 \approx \text{constant}$

$$E = \frac{1}{2} CV^2$$


$$\tau_{gd} = (CV)/I$$

$$I_{d,sat} \propto (V_{gs} - V_{TH})^2$$

Martin *et al.* *Power-Aware Computing*, Kluwer 2001
<http://caltechcstr.library.caltech.edu/308/>

Parallelism

- We have Area-Time tradeoffs
- Compensate slowdown with additional parallelism



- ...trade Area for Energy → Architectural Option

Penn ESE534 Spring2010 -- DeHon

7

Question

- How far can this go?
- What limits us?

Penn ESE534 Spring2010 -- DeHon

8

Challenge: Power

DeHon-Workshop FPT 2009

9

Origin of Power Challenge

- Limited capacity to remove heat
 - ~100W/cm² force air
 - 1-10W/cm² ambient
- Transistors per chip grow at Moore's Law rate = $(1/F)^2$
- Energy/transistor must decrease at this rate to keep constant power density
- $E/tr \propto CV^2$
 - ...but V scaling more slowly than F

DeHon-Workshop FPT 2009

10

Energy per Operation

$$E = \frac{1}{2} CV^2$$

$$C_{\text{total}} = \# \text{ transistors} \times C_{\text{tr}}$$


C_{tr} scales (down) as F
 # transistors scales as F^{-2}

...ok if V scales as F ...

Penn ESE534 Spring2010 -- DeHon

11


ITRS Vdd Scaling: V Scaling more slowly than F



DeHon-Workshop FPT 2009

12

CV² scaling from ITRS: More slowly than (1/F)²




DeHon-Workshop FPT 2009

13

Origin of Power Challenge


- Transistors per chip grow at Moore's Law rate = $(1/F)^2$
- Energy/tr must decrease at this rate to keep constant
- $E/tr \propto CV^2f$



DeHon-Workshop FPT 2009

14

Historical Power Scaling



DeHon-Workshop FPT 2009

[Horowitz et al. / IEDM 2005]

15

Impact


- Can already place more transistors on a chip than we can afford to turn on.
- Power potential challenge/limiter for all future chips.

Penn ESE534 Spring2010 -- DeHon

16

Impact

Power Limits Integration



DeHon-Workshop FPT 2009

Source: Carter/Intel

17

17

How far can we reduce voltage?

Penn ESE534 Spring2010 -- DeHon

18


Limits

- Ability to turn off the transistor
- Noise
- Parameter Variations

Penn ESE534 Spring2010 -- DeHon


19

MOSFET Conduction



Penn ESE534 Spring2010 -- DeHon From: http://en.wikipedia.org/wiki/File:IvsV_mosfet.png 20

Transistor Conduction




- Three regions
 - Subthreshold ($V_{gs} < V_{TH}$)
 - Linear ($V_{gs} > V_{TH}$) and ($V_{ds} < (V_{gs} - V_{TH})$)
 - Saturation ($V_{gs} > V_{TH}$) and ($V_{ds} > (V_{gs} - V_{TH})$)

Penn ESE534 Spring2010 -- DeHon

21

Saturation Region

- Saturation Region
- ($V_{gs} > V_{TH}$)
- ($V_{ds} > (V_{gs} - V_{TH})$)




$$I_{d,sat} = (\mu C_{OX}/2)(W/L)(V_{gs} - V_{TH})^2$$

Penn ESE534 Spring2010 -- DeHon

22

Linear Region

- ($V_{gs} > V_{TH}$)
- ($V_{ds} < (V_{gs} - V_{TH})$)



$$I_{d,lin} = (\mu C_{OX})(W/L)(V_{gs} - V_{TH})V_{ds} - (V_{ds})^2/2$$

Penn ESE534 Spring2010 -- DeHon

23

Subthreshold Region

- ($V_{gs} < V_{TH}$)

$$I_{sub} = I_{VT} \times 10^{((V_{gs} - V_{TH})/S)}$$

$$S = (\ln(10))\eta kT / e$$

[Frank, IBM J. R&D v46n2/3p235]

DeHon-Workshop FPT 2009

24

Operating a Transistor

- Concerned about I_{on} and I_{off}
- I_{on} drive current for charging
 - Determines speed: $T_{gd} = CV/I$
- I_{off} leakage current
 - Determines leakage power
 - $E_{leak} = V \times I_{leak} \times T_{cycle}$

Leakage


- To avoid leakage want I_{off} very small
- Switch V from 0 to V_{dd}
- V_{gs} in off state is 0 $\rightarrow V_{gs} < V_{TH}$

$$I_{sub} = I_{VT} \times 10^{\left(\frac{V_{gs} - V_{TH}}{S}\right)}$$

$$I_{off} = I_{VT} \times 10^{-\left(\frac{V_{TH}}{S}\right)}$$

Leakage

$$I_{off} = I_{VT} \times 10^{-\left(\frac{V_{TH}}{S}\right)}$$



- $S \approx 90\text{mV}$ for single gate
- $S \approx 70\text{mV}$ for double gate
- 4 orders of magnitude $I_{VT}/I_{off} \rightarrow V_{TH} > 280\text{mV}$

Leakage limits V_{TH} in turn limits V_{dd} 27

How maximize I_{on}/I_{off} ?

- Maximize I_{on}/I_{off} – for given V_{dd} ? $E_{sw} \propto CV^2$
- Get to pick V_{TH} , V_{dd}

$$I_{d,sat} = (\mu C_{OX}/2)(W/L)(V_{gs} - V_{TH})^2$$

$$I_{d,lin} = (\mu C_{OX})(W/L)(V_{gs} - V_{TH})V_{ds} - (V_{ds})^2/2$$

$$I_{sub} = I_{VT} \times 10^{\left(\frac{V_{gs} - V_{TH}}{S}\right)}$$

Preclass 2

- $E = E_{sw} + E_{leak}$
 - $E_{leak} = V \times I_{leak} \times T_{cycle}$
 - $E_{sw} \propto CV^2$
 - $I_{chip-leak} = N_{devices} \times I_{tr-leak}$
- $$I_{sub} = I_{VT} \times 10^{\left(\frac{V_{gs} - V_{TH}}{S}\right)}$$

Preclass 2

- $E_{leak}(V)$?
- $T_{cycle}(V)$?


In Class

- Assign calculations
- Collect results

Values

V	T(v)	Esw(V)	Eleak(V)	E(V)
0.36	3.6E-09	1.296E-09	1.296E-11	1.30896E-09
0.27	0.000000027	7.29E-10	7.29E-11	8.019E-10
0.24	5.17064E-08	5.76E-10	1.24095E-10	7.00095E-10
0.21	9.74734E-08	4.41E-10	2.04694E-10	6.45694E-10
0.205	1.08137E-07	4.2025E-10	2.21682E-10	6.41932E-10
0.2	1.19897E-07	4E-10	2.39794E-10	6.39794E-10
0.19	1.4711E-07	3.61E-10	2.79509E-10	6.40509E-10
0.18	0.00000018	3.24E-10	3.24E-10	6.48E-10
0.15	3.23165E-07	2.25E-10	4.84748E-10	7.09748E-10
0.12	5.56991E-07	1.44E-10	6.68389E-10	8.12389E-10
0.09	0.0000009	8.1E-11	8.1E-10	8.91E-10

Graph for In Class




Impact

- Subthreshold slope prevents us from scaling voltage down arbitrarily.
- Induces a minimum operating energy.


Challenge: Variation

(This section was a little rushed)

Statistical Dopant Count and Placement



V_{th} Variability @ 65nm




Penn ESE535 Spring 2009 -- DeHon

[Bernstein et al, IBM JRD 2006]

37

Variation

- Fewer dopants, atoms → increasing Variation
- How do we deal with variation?



DeHon-Workshop FPT 2009

38

38

Impact of Variation?


- Higher V_{TH}?
 - Not drive as strongly
 - $I_{d,sat} \propto (V_{gs} - V_{TH})^2$
- Lower V_{TH}?
 - Not turn off as well → leaks more
 - $$I_{off} = I_{VT} \times 10^{-((V_{TH})/S)}$$

Penn ESE534 Spring2010 -- DeHon

39

Variation

- Margin for expected variation
- Must assume V_{TH} can be any value in range




Penn ESE535 Spring 2009 -- DeHon

40

Margining

- Must raise V_{dd} to accommodate worst-case value
- → increase energy
$$I_{on,min} = I_{on}(V_{th,max})$$

$$I_{d,sat} \propto (V_{gs} - V_{TH})^2$$




Penn ESE535 Spring 2009 -- DeHon

41

Variation

- Increasing variation forces higher voltages
 - On top of our leakage limits




DeHon-Workshop FPT 2009

42

42

Variations


- Margins growing due to increasing variation
- Margined value may be worse than older technology?



DeHon-Workshop FPT 2009

43

End of Energy Scaling?




[Bol et al., IEEE TR VLSI Sys 17(10):1508—1519]⁴⁴

DeHon-Workshop FPT 2009

Chips Growing

- Larger chips → sample further out on distribution curve



From: http://en.wikipedia.org/wiki/File:Standard_deviation_diagram.svg

Penn ESE534 Spring2010 -- DeHon

45

Lecture Ended Here

(Didn't really cover material in transient and thermodynamics sections)

Penn ESE534 Spring2010 -- DeHon

46

Challenge Transients

Penn ESE534 Spring2010 -- DeHon

47


Transient Sources

- Effects
 - Thermal noise
 - Timing
 - Ionizing particles
 - α particle 10^5 to 10^6 electrons
 - Calculated gates with 15--30 electrons last time
 - Even if CMOS restores, takes time

Penn ESE534 Spring2010 -- DeHon


48

Voltage and Error Rate




Penn ESE534 Spring2010 -- DeHon [Austin et al.--IEEE Computer, March 2004] 49

Errors versus Frequency



Penn ESE534 Spring2010 -- DeHon [Bowman, ISSCC 2008] 50

Scaling and Error Rates



DeHon-Workshop FPT 2009 Source: Carter/Intel 51 51

Power and Reliability

- Intersection is the challenge
- Push V_{dd} in opposite directions
- Both reach inflection points
 - From doesn't matter
 - To major concern

DeHon-Workshop FPT 2009 52

Thermodynamics

Penn ESE534 Spring2010 -- DeHon 53

Lower Bound?

- Reducing entropy costs energy
- Single bit gate output
 - Set from previous value to 0 or 1
 - Reduce state space by factor of 2
 - Entropy: $\Delta S = k \times \ln(\text{before/after}) = k \times \ln 2$
 - Energy = $T \Delta S = kT \times \ln(2)$
- Naively: setting a bit costs at least $kT \times \ln(2)$

Penn ESE534 Spring2010 -- DeHon 54

Numbers (ITRS 2005)

- $kT \times \ln(2) = 2.87 \times 10^{-21} \text{J}$ (at R.T. $K=300$)

Year in Production	2014	2015	2016	2017	2018	2019	2020
DRAM % Pitch (nm) (contacted)	28	25	22	20	18	16	14
MPC/ASIC Metal 1 (M1) % Pitch (nm)(contacted)	28	25	22	20	18	16	14
MPC Physical Gate Length (nm)	11	10	9	8	7	6	6
L_g Physical gate length for LOP (nm) [1]	14	13	11	10	9	8	7
V_{dd} Power Supply Voltage (V) [9]	0.6	0.6	0.5	0.5	0.5	0.5	0.5
<i>C_{gate}: Total gate capacitance for calculation of CVI [14]</i>							
Extended Planar Bulk (F/μm)							
UTB FD (F/μm)	5.83E-16	5.44E-16	5.05E-16				
DG (F/μm)	6.43E-16	6.14E-16	5.55E-16	5.24E-16	4.82E-16	4.41E-16	4.00E-16

$$W/L=3 \rightarrow W=21\text{nm}=0.021\mu\text{m}$$

$$C \approx 8 \times 10^{-18} \text{F} \approx 10^{-17} \text{F}$$

Table 41d

$$E_{op} = CV^2 = 2.5 \times 10^{-18} \text{F}$$

55

Penn ESE534 Spring2010 -- DeHon


Recycling...

- Thermodynamics only says we have to dissipate energy if we discard information
- Can we compute without discarding information?
- Will that help us?

Penn ESE534 Spring2010 -- DeHon

56

Three Reversible Primitives



57

Penn ESE534 Spring2010 -- DeHon

Universal Primitives

- These primitives
 - Are universal
 - Are all reversible
- If keep all the intermediates they produce
 - Discard no information
 - Can run computation in reverse

58

Penn ESE534 Spring2010 -- DeHon

Thermodynamics

- In theory, at least, thermodynamics does not demand that we dissipate any energy (power) in order to compute.

59

Penn ESE534 Spring2010 -- DeHon

Admin

- Assignment grades, feedback on blackboard for HW1 and HW2
- Class Wed.
- No class next Monday (2/22)

60

Penn ESE534 Spring2010 -- DeHon

Big Ideas

- Can trade time for energy
 - ...area for energy
- Noise and leakage limit voltage scaling
- Power major limiter going forward
 - Can put more transistors on a chip than can switch
- Continued scaling demands
 - Deal with noisier components
 - High variation and high transient upsets
- Thermodynamically admissible to compute without dissipating energy