

# ESE534: Computer Organization

Day 16: March 19, 2012  
Interconnect 3: Richness



## Last Time

- Rent's Rule
  - And its implications
- Superlinear growth rate of interconnect
  - $p > 0.5$
  - Area growth  $\Omega(N^{2p})$

## Today


- How rich should interconnect be?
  - specifics of understanding interconnect
  - methodology for attacking these kinds of questions

## Now What?

- There is structure (locality)
- Rent characterizes locality
- How rich should interconnect be?
  - Allow full utilization of compute units?
  - What is most area efficient?
  - Need to model requirements and area impact


## Preclass 1 and 2

- Wire count?



## Preclass 1 and 2

- Wire count?



## Preclass 1 and 2

- Wire count?

Bottom

7

Penn ESE534 Spring2012 -- DeHon

## Step 1: Build Architecture Model

- Assume geometric growth
- Pick parameters: Build architecture can tune
  - C
  - p

8

Penn ESE534 Spring2012 -- DeHon

## Tree of Meshes

- Natural model is hierarchical
- Restricted internal bandwidth
- Can match to model

9

Penn ESE534 Spring2012 -- DeHon

## Parameterize C

10

Penn ESE534 Spring2012 -- DeHon

## Parameterize Growth by p

- What are IO schedules? (preclass 3)

A      B      C

11

Penn ESE534 Spring2012 -- DeHon

## Preclass 5

- What are IO schedules according to Rent for particular p's?
  - p=1/2
  - p=2/3
  - p=3/4

$$IO = c N^p$$

12

Penn ESE534 Spring2012 -- DeHon

## Parameterize p

- What is p for each network? (preclass 6)

A                      B                      C

Penn ESE534 Spring2012 -- DeHon 13

## Parameterize Growth

(2 1)\*                      (2 2 1)\*                      (2 2 2 1)\*

Penn ESE534 Spring2012 -- DeHon 14

## Step 2: Area Model

- Need to know effect of architecture parameters on area (costs)
  - focus on dominant components
    - wires
    - switches
    - logic blocks(?)

Penn ESE534 Spring2012 -- DeHon 15

## Area Parameters

- $A_{logic} = 10K F^2$
- $A_{sw} = 625 F^2$
- Wire Pitch = 4 F

Penn ESE534 Spring2012 -- DeHon 16

## Switchbox Population




- Full population is excessive (next lecture)
- **Hypothesis:** linear population adequate
  - still to be (dis)proven

Penn 17

## “Cartoon” VLSI Area Model

(Example artificially small for clarity)



Penn ESE534 Spring2012 -- DeHon 18




### Step 3: Characterize Application Requirements

- Identify representative applications.
  - Today: IWLS93 logic benchmarks
- How much structure there?
- How much variation among applications?

Penn ESE534 Spring2012 -- DeHon



## Benchmark Parameters




Penn ESE534 Spring2012 -- DeHon

25

## Complication


- Interconnect requirements vary among applications
- Interconnect richness has large effect on area
- What is effect of architecture/application mismatch?
  - Interconnect too rich?
  - Interconnect too poor?



Penn ESE534 Spring2012 -- DeHon

26

## Interconnect Mismatch in Theory



Penn ESE534 Spring2012 -- DeHon

## Step 4: Assess Resource Impact

- Map designs to parameterized architecture
- Identify architectural resource required


Compare: mapping to k-LUTs; LUT count vs. k.

Penn ESE534 Spring2012 -- DeHon

28

## Mapping to Fixed Wire Schedule


- Easy if need fewer wires than Net
- If need more wires than net, must depopulate to meet interconnect limitations.



Penn ESE534 Spring2012 -- DeHon

## Preclass 4


- Smallest Network that Top graph fits on?



Penn ESE534 Spring2012 -- DeHon

## Mapping to Fixed-WS


- Better results if “reassociate” rather than keeping original subtrees.



Penn ESE534 Spring2012 -- DeHon


## Preclass 4

- Smallest Network that Middle graph fits on?



Penn ESE534 Spring2012 -- DeHon

## Middle vs. Top



Penn ESE534 Spring2012 -- DeHon

33

## Observation


- Don't really want a “bisection” of LUTs
  - subtree filled to capacity by *either* of
    - LUTs
    - root bandwidth
  - May be profitable to cut at some place other than midpoint
    - not require “balance” condition
  - “Bisection” should account for both LUT and wiring limitations

Penn ESE534 Spring2012 -- DeHon

34

## Preclass 4


- Smallest Network that Bottom graph fits on?



Penn ESE534 Spring2012 -- DeHon

35

## Middle vs. Bottom



Penn ESE534 Spring2012 -- DeHon

36

## Challenge

- Not know where to cut design
  - not knowing when wires will limit subtree capacity

Penn ESE534 Spring2012 -- DeHon

37

## Brute Force Solution

- Explore all cuts
  - start with all LUTs in group
  - consider “all” balances
  - try cut
  - Recurse

- Viable?

Penn ESE534 Spring2012 -- DeHon

38

## Brute Force

- Too expensive
- Exponential work
  
- ...viable if solving same subproblems

Penn ESE534 Spring2012 -- DeHon

39

## Simplification

- Single linear ordering
- Partitions = pick split point on ordering
- Reduce to finding cost of [start,end] ranges (subtrees) within linear ordering
- Only  $n^2$  such subproblems
- Can solve with dynamic programming

Penn ESE534 Spring2012 -- DeHon

40

## Dynamic Programming

- Just one possible “heuristic” solution to this problem
  - not optimal
  - dependent on ordering
  - sacrifices ability to reorder on splits to avoid exponential problem size

- Opportunity to find a better solution here...

Penn ESE534 Spring2012 -- DeHon


41

## Ordering LUTs

- Another problem
  - lay out gates in 1D line
  - minimize sum of squared wire length
    - tend to cluster connected gates together
  - Is solvable mathematically for optimal
    - Eigenvector of connectivity matrix
  
- Use this 1D ordering for our linear ordering

Penn ESE534 Spring2012 -- DeHon



42



### Step 5: Apply Area Model

- Assess impact of resource results

Penn ESE534 Spring2012 -- DeHon




### Picking Network Design Point

Minimize Objective	params C	params P	Sigma rel area	LUT Util.
relative area	6	0.6	1.23	0.87
area with full util	10	0.75	2.98	1.00


Don't optimize for 100% compute util. (100% yield)  
 ... also don't optimize for highest peak.

Penn ESE534 Spring2012 -- DeHon





## LUT Utilization predict Area?



Penn ESE534 Spring2012 -- DeHon

49

## Methodology

1. Architecture model (parameterized)
2. Cost model
3. Important task characteristics
4. Mapping Algorithm
  - Map to determine resources
5. Apply cost model
6. Digest results
  - find optimum (multiple?)
  - understand conflicts (avoidable?)

Penn ESE534 Spring2012 -- DeHon

50

## Admin

- Reading for Wednesday online
- HW8 out

Penn ESE534 Spring2012 -- DeHon

51

## Big Ideas [MSB Ideas]

- Interconnect area dominates logic area
- Interconnect requirements vary
  - among designs
  - within a single design
- To minimize area
  - focus on using dominant resource (interconnect)
  - may underuse non-dominant resources (LUTs)

Penn ESE534 Spring2012 -- DeHon

52

## Big Ideas [MSB Ideas]

- Two different resources here
  - compute, interconnect
- Balance of resources required varies among designs (even within designs)
- Cannot expect full utilization of every resource
- Most area-efficient designs may *waste* some compute resources (cheaper resource)

Penn ESE534 Spring2012 -- DeHon

53