


## Last Time

- Computational Design as an Engineering Discipline
- Importance of Costs



## Preclass 1

- Do the Case 1 circuits calculate the same thing?
- Case 2?


## Model: Stateless Functions (Combinational Logic)

- Compute some "function"
$-\mathrm{f}\left(\mathrm{i}_{0}, \mathrm{i}_{1}, \ldots \mathrm{i}_{\mathrm{n}}\right) \rightarrow \mathrm{o}_{0}, \mathrm{o}_{1}, \ldots \mathrm{o}_{\mathrm{m}}$
- Each unique input vector
- implies a particular, deterministic, output vector


## Boolean Equivalence

- Two functions are equivalent when
- They have the same outputs for every input vector
- i.e., they have the same truth table
- There is a canonical specification for a Boolean function
- its Truth Table


## Implementation in Gates

- Gate: small Boolean function
- Goal: assemble gates to cover our desired Boolean function
- Combine small Boolean functions to implement arbitrarily large Boolean function
- Collection of gates should implement same function
- I.e. collection of gates and Boolean function should have same Truth Table ,


## Netlist

- Netlist:
- A list of all the gates and what they are connected to



## Boolean Logic $\rightarrow$ Gates

- Implement Boolean functions with gates - E.g. Problems 1 on preclass
- How does a gate relate to Boolean functions?


## Netlist

- Netlist: collection of interconnected gates
- A list of all the gates and what they are connected to
- Net: set of terminals electrically connected



## Boolean Equations

- $\quad$ = $/ a^{*} / b^{*} c+/ a^{*} b * / c+a * b * / c+a * / b * c$
- Another way to
a b c o express Boolean

0000 functions
$\begin{array}{llll}0 & 0 & 1\end{array}$
$\begin{array}{llll}0 & 1 & 0 & 1\end{array}$
$\begin{array}{llll}0 & 1 & 1 & 0\end{array}$
1000
1011
1101
1110
12

## Terminology

- Literals -- a, la, b, /b, ....
- Qualified, single inputs
- Minterms --
- full set of literals covering one input case
- in $y=a * b+a * c$
- $a^{*} b^{*} c$
- $a^{*} / b^{*} c$


## Boolean Equations

- o=/a*/b*c+/a*b*/c+a*b*/c+a*/b*c
- This particular equation abco has a an expression for $\begin{array}{llll}0 & 0 & 0 & 0\end{array}$ every minterm whose $\begin{array}{llll}0 & 0 & 1\end{array}$ output is a 1

0101
0110
1000
$\begin{array}{llll}1 & 0 & 1\end{array}$
1101
1110
Penn ESE534 Spring2012 - DeHon

$$
15
$$

## Boolean Equations

- o=/a*/b*c+/a*b*/c+a*b*/c+a*/b*c
- Truth table has one a b c o row for each minterm 00000
$\begin{array}{llll}0 & 0 & 1 & 1\end{array}$
$\begin{array}{llll}0 & 1 & 0 & 1\end{array}$
$\begin{array}{llll}0 & 1 & 1 & 0\end{array}$
1000
$\begin{array}{llll}1 & 0 & 1\end{array}$
1101
1110
Penn ESE534 Spring2012 -- DeHon


## Boolean Equations

- Can be more compact:

$$
\mathrm{O}=\mathrm{a}^{*} \mathrm{~b}^{*} \mathrm{c}^{*} \mathrm{~d}^{*} \mathrm{e}+/ \mathrm{a}^{*} / \mathrm{b}^{*} / \mathrm{c}^{*} / \mathrm{d}^{*} / \mathrm{e}
$$

- How many rows would truth table require?
- Often use in Register Transfer Language (RTL) expressions
- Write logic (boolean equations) occur between registers


## If's

- If (a*b + /a*/b)

How does this turn into Boolean logic?

- else
$\mathrm{c}=\mathrm{e}$
- $t=a * b+/ a * / b$
- $c=t^{*} d+/ t^{*} e$


## If $\rightarrow$ Mux Conversion

- Often convenient to think of IF's as Multiplexers
- If (a*b + /a*/b)
$c=d$
- else
$\mathrm{c}=\mathrm{e}$




## Sum of Products

- $\mathrm{o}=/ \mathrm{a}^{*} / \mathrm{b}^{*} \mathrm{c}+/ \mathrm{a}^{*} \mathrm{~b}^{*} / \mathrm{c}+\mathrm{a}^{*} \mathrm{~b}^{*} / \mathrm{c}+\mathrm{a}^{*} / \mathrm{b}^{*} \mathrm{c}$
- $o=(a+b) /(b+/ c)$
o $a^{*} b+a^{*} / c+b^{*} / c$
- $o=(a+/ b)(b+c)+/ b^{*} / c$
- $a^{*} b+a^{*} c+/ b^{*} c+/ b^{*} / c$

Penn ESE534 Spring2012 - DeHon

## Implementation

- Start with truth table
- Single output $\{0,1\}$
- Use inverters to produce complements of inputs
- For each input case (minterm)
- If output is a 1
- Develop an AND to detect that case
» Decompose AND into gates
- OR together all such minterms
- Decompose OR into gates
- Multiple outputs
- Repeat for each output
enn ESE534 Spring2012 - DeHon 23


## Mux Logic

- Of course, Mux is just logic:
- mux out $=/ s^{*} a+s^{*} b$
- Another small Boolean function

- Two views logically equivalent - mux view more natural/abstract when inputs are multibit values (datapaths)

Implementation

- How can I implement any Boolean function with gates?


## Universal set of primitives

- What primitives did we need to support previous implementation set?
- Conclude: can implement any Boolean function by a netlist of gates selected from a small set.
- Homework (pr3): How small can set be?

Penn ESE534 Spring2012 -- DeHon
24

## Engineering Goal

- Minimize resources
- area, gates
- Exploit structure of logic
- "An Engineer can do for a dime what everyone else can do for a dollar."


## Minimum Sum of Products

- $o=(a+b)(/ b+/ c)$
$a * / b+a * / c+b * / c$
$a^{*} / b+a * / c+b^{*} / c$
ab

$a * / b+b * / c$

Term a*/c is redundant

## Minimum Sum of Products

- $o=a * / b * c+/ a * b * / c+a * b * / c+a * / b * c$

$$
/ b * c+b^{*} / c
$$

## Least Cost is not always MSP

- $o=(a+b)(c+d)$

3 2-input gates
$-a^{*} b+a^{*} c+b^{*} c+b^{*} d$

- (a*b+a*c)+(b*c+b*d) 7 2-input gates
- Product of Sums smaller...


## Logic Optimization

- There are many logical equivalent specifications for a function.
- Freedom to choose
- Exploit to select one that costs the least
- Potentially different from the one specified by the designer
- Value of canonical form, equivalence


## Cheapest?

- Which of the equivalent solutions is cheapest depends on the cost model.


## Minimize Area (preclass 4)

- Area minimizing solutions depends on the technology cost structure


31
Penn ESE534 Spring2012 - DeHon

## Best Solution Depends on Costs

- This is a simple instance of the general point:
...When technology costs change
$\rightarrow$ the optimal solution changes.
- In this case, we can develop an algorithm that takes the costs as a parameter.


## Don't Cares

- Will want to pick don't care values to minimize implementation costs:

| a b c o | a b c o |  |
| :---: | :---: | :---: |
| 0001 | 0001 |  |
|  | $\begin{array}{lllll}0 & 0 & 1 & 1\end{array}$ |  |
| $\begin{array}{llll}0 & 1 & 0 & 1\end{array}$ | 0101 |  |
| 011 x | $\begin{array}{lllll}0 & 1 & 1\end{array}$ |  |
| 100 x | 1000 |  |
| 1010 | 10110 |  |
| 1100 | 1100 |  |
| ${ }^{2001} 1$ - d ${ }^{\text {dHol }}$ | 1110 | 35 |

## Minimize Area (preclass 4cd)



- Area:
- I1: $2^{*} \mathrm{~A}($ and 2$)+1^{*} \mathrm{~A}($ or2 $)+1^{*} \mathrm{~A}($ and 3$)$
- I2: $2^{*} \mathrm{~A}$ (and4)+1*A(or2)
- all gates take unit area:
- $A(12)=3<A(11)=4$
- gate size proportional to number of inputs:
- $A(11)=2 * 2+2+3=9<A(12)=2 * 4+2=10$

Penn ESE534 Spring2012 - DeHon 32 32

## Don't Cares

- Sometimes will have incompletely specified functions:
a b c o
0001
$\begin{array}{llll}0 & 0 & 1 & 1\end{array}$
$\begin{array}{llll}0 & 1 & 0 & 1\end{array}$
011 x
100 x
1010
1100
$11 \mathrm{D}_{\mathrm{Ho}} 10$
How should pick x's to minimize area? 0


## Logic Optimization is NP-hard

- Technically: NP-hard in general
- Informally: unlikely we will be able to guarantee to solve the problem in time less than exponential in the number of inputs
- Practically: 100s of inputs in seconds
- Most problems not exponential
- Cover how to attack in an ESE535
- can point you at rich literature
- can find software to do it for you


## Path Delay

- Simple Model: Delay along path is the sum of the delays of the gates in the path


Path Delay $=$ Delay $($ Or2 $)+$ Delay (Or2)
Penn ESE534 Spring2012 - DeHon
39

## Multiple Paths

Path Delay $=$ Delay $($ Or2i1 $)+$ Delay $($ And 2$)+$ Delay $(O r 2)$


Path Delay $=$ Delay (Or2) + Delay (Or2) Penn ESE534 Spring2012 -- DeHon

## Delay in Gates

- Simple model:
- each gate contributes a fixed delay for passing through it
- can be different delay for each gate type
-e.g.
- inv = 10ps
- nand2=15ps
- nand3=20ps
- and2=25ps


## Critical Path

- Path lengths in circuit may differ
- Worst-case performance of circuit determined by the longest path
- Longest path designated Critical Path



## Critical Path

- There is always a set of critical paths - set such that the path length of the members is at least as long as any other path length
- May be many such paths

- Delay:
- I1: D(and2)+D(or2)+D(and3)
- I2: $D($ and4) $+D($ or2 $)$


Delay and Area Optimum Differ

- 11: ((a*b) + (c*d) $)^{*} e^{\star f}$
- I2: ((a* $\left.\left.{ }^{*} e^{*} f\right)+\left(c^{*} d^{*} e^{* f}\right)\right)$

- $D($ and 2$)=22 p s, D($ and 3$)=27 p s, D($ and 4$)=33 p s$ $\square D(12)<D(11)$
- gate size proportional to number of inputs:
- A(11)<A(I2)
- Induced Tradeoff -- cannot always simultaneously minimize area and delay cost
DD(I2)=79
$\square D(11)=85$
47



## Delay in Gates make Sense?

- (continuing example)
- How big is it? (unit gate area) $2^{n}$
- How long a side? $\operatorname{Sqrt}\left(2^{n}\right)=2^{(n / 2)}$
- Minimum wire length from input to output?


## Delay in Gates make Sense?

- (continuing example)
- How big is it? (unit gate area) $2^{n}$
- How long a side? $\operatorname{Sqrt}\left(2^{n}\right)=2^{(n / 2)}$
- Minimum wire length from input to output?
- Ballpark ~ $2^{(n / 2)}$
- Delay relate to wire length?
(hint: think speed of light limit)
- Delay $\propto$ wire length (if buffer properly)


## Delay in Gates make Sense?

- Minimum wire length from input to output? - Ballpark ~ $2^{(n / 2)}$
- Delay relate to wire length?
- Delay $\propto$ wire length (if buffer properly)
- Say: Delay=WireLength*c
- TotalDelay=n*Dgate + WireLength*c
- TotalDelay=n*Dgate $+2^{(\mathrm{n} / 2)^{*}} \mathrm{c}$


## Admin: Reminder

- Slides on web (morning before class)
- Post-class may updated if feedback/class indicates something unclear
- Reading: Monday's on Blackboard
- Assignment 1 Due Monday
- Beginning of class
- Piazza group created
- Feedback sheets

Penn ESE534 Spring2012 - DeHon

## Big Ideas [MSB-1 Ideas]

- Canonical representation for combinational logic
- Transformation
- don't have to implement the input literally
- only have to achieve same semantics
- trivial example: logic minimization
- Minimum depends on cost model
- Often tradeoff between costs (area-delay)


## It's not all about costs...

- ...or maybe it is, just not always about a single, linear cost.
- Must manage complexity
- Cost of developing/verifying design
- Size of design can accomplish in fixed time
- (limited human brainpower)
- Today: human brainpower is most often the bottleneck resource limiting what we can build.


## Big Ideas [MSB Ideas]

- Can implement any Boolean function in gates
- Small set of gates are universal, allowing us to implement any Boolean function

