





Finite-State Machine (FSM) (Finite Automata)


- · Logic core
- Plus registers to hold state























































































































































Big Ideas [MSB Ideas]

- · Registers allow us to reuse logic
- Can implement any FSM with gates and registers
- Pipelining
 - increases parallelism
 - allows reuse in time (same function)
- Control and Sequencing
 - reuse in time for different functions

71

Can tradeoff Area and Time

Penn ESE534 Spring2012 -- DeHon

Big Ideas [MSB-1 Ideas] • RTL specification • FSMD idiom