

# Sequential Logic

## Introduction to Computer Systems, Fall 2022

**Instructor:** Travis McGaha

**TAs:**

Ali Krema

Andrew Rigas

Anisha Bhatia

Audrey Yang

Craig Lee

Daniel Duan

David LuoZhang

Eddy Yang

Ernest Ng

Heyi Liu

Janavi Chadha

Jason Hom

Katherine Wang

Kyrie Dowling

Mohamed Abaker

Noam Elul

Patricia Agnes

Patrick Kehinde Jr.

Ria Sharma

Sarah Luthra

Sofia Mouchtaris

❖ How are you?

# Logistics

- ❖ HW02 Combinational Logic: **This Friday** 9/16 @ 11:59 pm
  - Written Homework, submitted to gradescope
  - **NO EXTENSIONS OVER 72 HOURS**
  - Should have everything you need
  - Practice in Recitations this week
  - **Please read the Clarifications and FAQ Post on ED**
  
- ❖ HW03 Combinational Logic: to be released this week
  - Written Homework, submitted to gradescope
  - **NO EXTENSIONS OVER 72 HOURS**

# Lecture Outline


- ❖ Sequential Setup
- ❖ R-S Latch, D Latch, Clock
- ❖ D Flip Flops

# So Far: Combinational Logic

- ❖ Always gives the same output for a given set of inputs
  - State-less (i.e., no state or memory)
  - What if I wanted to create something that depended on previous inputs/outputs/other state?

# Combinational Counter

- ❖ What if we wanted to make a circuit that just continuously incremented an unsigned 3-bit integer?
  - We can make this with our incrementor from last lecture



# Poll Everywhere


[pollev.com/tqm](https://pollev.com/tqm)

- ❖ Does the following counter circuit "work"? Will it continuously count up till it overflows and starts at 0 again?

A. Yes

B. No




C. I'm not sure



# Combinational Counter

- ❖ If we interpret the counter circuit as physical hardware with gate delay: Each bit output depends on the carry out from the previous bits

Circuit is “concurrent”. All wires have a voltage, and all transistors are acting simultaneously.



While  $S_2$  is waiting for  $\text{CarryOut}_1$ ,  $S_0$  has already been fed back into  $A_0$  and the next increment has already begun

Due to gate delay, the correct output is not calculated before the next increment operation



# Combinational Counter Review

- ❖ This example was just here to highlight why we need sequential circuits:
  - to be able to store state
  - to synchronize our circuits
  
- ❖ This lecture will be about setting up how we use gates to store state (data) and synchronize (time) signals.

# Lecture Outline

- ❖ Sequential Setup
- ❖ R-S Latch, D Latch, Clock
- ❖ D Flip Flops

# S-R Latch



- ❖ Can store a bit value depending on its inputs
  - *called a “Latch” because it can “Latch” onto data coming in*
- ❖ Is a Bi-stable circuit: Can exist happily in two stable states



- ❖ You can push the latch from one state to another by setting or resetting it with S-R signals

# S-R Latch Implementation


- ❖ Created by cross coupled NAND gates
  - Two inputs: **S** (*SET*) & **R** (*RESET*)
  - Two outputs: **Q** and **NOT(Q)**
    - Notation:  $\text{NOT}(Q) = \sim Q = Q' = \overline{Q}$



*Another common way  
of drawing the same circuit*

# Analyzing the Operation of a Latch


- ❖ First, recall truth table for a NAND gate:



A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

- ❖ R-S Latch Operation:


- Best place to start is  $S=1$ ,  $R=0$



1<sup>st</sup> look at lower NAND gate  
 → Its inputs are: 0 and X (unknown)  
*Because Q is unknown at 1st*  
 → Produces a 1 at its output  
 (0) NAND (ANYTHING) = 1

# Analyzing the Operation of a Latch


- ❖ First, recall truth table for a NAND gate:



A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

- ❖ R-S Latch Operation:

- Best place to start is  $S=1$ ,  $R=0$



Next, look at top NAND gate

→ Its inputs are: **1** and **1**

Blue **1**, comes from lower NAND


→ Produces a **0** at its output

Therefore, when  **$S=1$ ,  $R=0$**

The output of latch is:  **$Q=0$ ,  $\sim Q=1$**


# Analyzing the Operation of a Latch

- ❖ First, recall truth table for a NAND gate:



A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

- ❖ R-S Latch Operation:




*Truth Table for R-S Latch:*

ACTION	S	R	Q	~Q
	0	0		
	0	1		
<b>RESET</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>
	1	1		

Called the "**RESET**" action, as Q is set to 0  
 Also, notice: Q and ~Q opposite

# Analyzing the Operation of a Latch


- ❖ First, recall truth table for a NAND gate:



A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

- ❖ R-S Latch Operation:

- Next input case is called the "SET" when inputs are:  $S=0$ ,  $R=1$




1<sup>st</sup> look at upper NAND gate  
 → Its inputs are:  $0$  and  $X$  (anything)  
 → Produces a  $1$  at its output  
 Lower NAND gate  
 → Inputs are:  $1$  and  $1$   
 → Produces a  $0$  at its output




# Analyzing the Operation of a Latch

- ❖ First, recall truth table for a NAND gate:



A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

- ❖ R-S Latch Operation:




*Truth Table for R-S Latch:*

ACTION	S	R	Q	~Q
	0	0		
<b>SET</b>	<b>0</b>	<b>1</b>	<b>1</b>	<b>0</b>
<b>RESET</b>	<b>1</b>	<b>0</b>	<b>0</b>	<b>1</b>
	1	1		

**SETs** LATCH to have a "1" at the output

# Analyzing the Operation of a Latch


- ❖ First, recall truth table for a NAND gate:



A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

- ❖ R-S Latch Operation:

- Last valid input case is the “HOLD”  $S=1, R=1$
- If we have just “SET” Latch, we will have  $Q=1, \sim Q=0$  already



Upper NAND gate

→ Has  $S=1$  & former value of  $\sim Q=0$

→ Produces a **1** at its output

*(same  $\sim Q$  as when it started)*


Lower NAND gate

→ Inputs are: **1** and **1**

→ Produces a **0** at its output *(same  $Q$ )*

# Analyzing the Operation of a Latch


- ❖ First, recall truth table for a NAND gate:



A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

- ❖ R-S Latch Operation:

- Last valid input case is the “HOLD”  $S=1, R=1$
- If we have just “RESET” Latch, we will have  $Q=0, \sim Q=1$  already



Upper NAND gate

→ Has  $S=1$  & former value of  $\sim Q=1$

→ Produces a 0 at its output

*(same Q as when it started)*


Lower NAND gate

→ Inputs are: 0 and 1

→ Produces a 1 at its output *(same  $\sim Q$ )*


# Analyzing the Operation of a Latch

- ❖ First, recall truth table for a NAND gate:



A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

- ❖ R-S Latch Operation:



*Truth Table for R-S Latch:*

ACTION	S	R	Q	~Q
	0	0		
SET	0	1	1	0
RESET	1	0	0	1
<b>HOLD</b>	<b>1</b>	<b>1</b>	<b>1</b>	<b>0</b>
<b>HOLD</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>1</b>


**HOLD's** last value on its outputs!  
OUTPUT depends on input and last output

# Analyzing the Operation of a Latch

- ❖ What happens with  $S=0$  and  $R=0$ ?
  - Short answer: confusion
  - Real circuits depend on both  $Q$  and  $\sim Q$
  - Strange things may happen if both are 1

*Truth Table for R-S Latch:*

ACTION	S	R	Q	$\sim Q$
<b>ILLEGAL</b>	<b>0</b>	<b>0</b>	<b>1</b>	<b>1</b>
SET	0	1	1	0
RESET	1	0	0	1
HOLD	1	1	1	0
HOLD	1	1	0	1



- ❖ The next section of the slides will try to make this more "user-friendly"


# Lecture Outline

- ❖ Sequential Setup
- ❖ R-S Latch
- ❖ D Latch & Clock
- ❖ D Flip Flops

# D Latch


- ❖ Goal: Make the RS latch more understandable

RS LATCH



# D Latch


- ❖ Goal: Make the RS latch more understandable






# D Latch

- ❖ Goal: Make the RS latch more understandable
  - Replace R and S with D, add WE for utility
- ❖ D the data we want to store (either 1 or 0)
- ❖ WE, whether writing (storing that bit) is enabled.
  - If not enabled, Q (the stored data) maintains current value
  - If enabled, then Q is set to be D
  - Impossible for  $S=0$  and  $R = 0$  case to occur



# Timing Diagrams

- ❖ Diagram to represent how signals change over time
- ❖ WE: Write Enable Signal
  - WE is high: the latch is open and the output signal is the same as the input.
  - WE is low: the latch is closed and the output signal stays the same
    - The input signal should be stable a certain amount of time before the WE signal is lowered for proper operation. This is referred to as the setup time.




# Poll Everywhere

[pollev.com/tqm](https://pollev.com/tqm)


- ❖ Does the following counter circuit "work" better than the previous counter circuit? Assume WE is hard-coded as 1.

- A. Yes
- B. No
- C. I'm not sure



# Transparency



- ❖ Consider the following signal. What is the signal output (Q) of our D Latch?
  - Assume that WE is 1



# Transparency

- ❖ Consider the following signal. What is the signal output (Q) of our D Latch?
  - Assume that WE is 1


*We get all the signal all the time*



*We can call this "Transparent"*


# The Clock

- ❖ A regular up & down signal which can be used for timing & synchronization.
  - Is the “heartbeat” of our system.
  - Sort of like a metronome
- ❖ Clock Period = Duration of one clock cycle
- ❖ Clock Frequency =  $1/\text{Period}$ 
  - Typical frequency:  $2.5\text{GHz} = 2.5\text{e}9\text{ Hz}$
  - Typical period: 0.4 nanoseconds




# D Latch with Clock

- ❖ Clock could be included into our D-Latch
  - This affects out transparency (see next slide)



# Transparency?

- ❖ Consider the following signal. What is the signal output (Q) of our D Latch?
    - Assume that WE is 1
- Q only changes when clock is high*






# Semi-Transparency

- ❖ Consider the following signal. What is the signal output (Q) of our D Latch?

- Assume that WE is 1


*Q only changes when clock is high*



*This is called  
"Transparent-High"*

# Semi-Transparency?

- ❖ Consider the following signal. What is the signal output (Q) of our D Latch? (Note how the clock is inverted)
  - Assume that WE is 1 *Q only changes when clock is low*




# Semi-Transparency?

- ❖ Consider the following signal. What is the signal output (Q) of our D Latch?

*Q only changes when clock is low*

- Assume that WE is 1




*This is called  
"Transparent-low"*

# Lecture Outline


- ❖ Sequential Setup
- ❖ R-S Latch
- ❖ D Latch & Clock
- ❖ D Flip Flops

# D Flip Flop


- ❖ Made by:
  - Appending a transparent-high onto a transparent-low latch
- ❖ Rules:
  - $Q_{inter}$  is the result of passing D through a transparent-low latch
  - Q is the result of passing  $Q_{inter}$  through a transparent-high latch
    - Effectively, this makes Q only “sensitive” to the signal value at the rising edge of the clock



# D Flip Flop Timing Diagram




*Q updates exactly once per clock cycle! (on a rising edge)  
Value is more "stable"*




# Flip Flop with WE

- ❖ Can attach WE to the first latch to enable WE for the flip-flop.
- ❖ When WE is low, latch #1 is closed and  $Q_{inter}$  cannot change. Q will become  $Q_{inter}$  if not already.



# Flip Flops Summary


- ❖ We can abstract away the details of a Flip Flop as a 1-bit storage container.
  - Takes in an input D
  - Has an output or stored value "Q"
  - Takes a clock input (often represented with a triangle)
  - Usually has a WE to control if it will update on the next rising edge
  - A set of D flip flops can be grouped together to form a register (storage for a multiple-bit value, more on this next lecture)







# Working Counter

- ❖ Use a clocked 3-bit register (storage) made of D flip-flops



# Counter Timing Diagram

- ❖ Incrementor computes input +1, the next value of the register



# Next Lecture

- ❖ Take Flip Flops and use them to make:
  - Registers
  - Memory
- ❖ Discuss the memory hierarchy
- ❖ Start LC4 assembly