# Sequential Logic

Introduction to Computer Systems, Fall 2022

**Instructor:** Travis McGaha

### TAs:

Ali Krema Audrey Yang David LuoZhang Heyi Liu Katherine Wang Noam Elul Ria Sharma Andrew Rigas Craig Lee Eddy Yang Janavi Chadha Kyrie Dowling Patricia Agnes Sarah Luthra Anisha Bhatia Daniel Duan Ernest Ng Jason Hom Mohamed Abaker Patrick Kehinde Jr. Sofia Mouchtaris How are you?

## Logistics

- HW02 Combinational Logic: <u>This Friday</u> 9/16 @ 11:59 pm
  - Written Homework, submitted to gradescope
  - NO EXTENSIONS OVER 72 HOURS
  - Should have everything you need
  - Practice in Recitations this week
  - Please read the Clarifications and FAQ Post on ED
- HW03 Combinational Logic: to be released this week
  - Written Homework, submitted to gradescope
  - NO EXTENSIONS OVER 72 HOURS

### **Lecture Outline**

- Sequential Setup
- R-S Latch, D Latch, Clock
- ✤ D Flip Flops

## So Far: Combinational Logic

- Always gives the same output for a given set of inputs
  - State-less (i.e., no state or memory)
  - What if I wanted to create something that depended on previous inputs/outputs/other state?

## **Combinational Counter**

- What if we wanted to make a circuit that just continuously incremented an unsigned 3-bit integer?
  - We can make this with our incrementor from last lecture



## **I** Poll Everywhere

#### pollev.com/tqm

- Does the following counter circuit "work"? Will it continuously count up till it overflows and starts at 0 again?
  - A. Yes
  - B. No
  - C. I'm not sure



## **Combinational Counter**

 If we interpret the counter circuit as physical hardware with gate delay: Each bit output depends on the carry out from the previous bits

Circuit is "concurrent". All wires have a voltage, and all transistors are acting simultaneously.



Due to gate delay, the correct output is not calculated before the next increment operation



## **Combinational Counter Review**

- This example was just here to highlight why we need sequential circuits:
  - to be able to store state
  - to synchronize our circuits

This lecture will be about setting up how we use gates to store sate (data) and synchronize (time) signals. L06: Sequential Logic

- Sequential Setup
- R-S Latch, D Latch, Clock
- ✤ D Flip Flops

CIS 2400, Fall 2022

### S-R Latch

- Can store a bit value depending on its inputs
  - called a "Latch" because it can "Latch" onto data coming in
- Is a Bi-stable circuit: Can exist happily in two stable states



 You can push the latch from one state to another by <u>s</u>etting or <u>r</u>esetting it with S-R signals

## **S-R Latch Implementation**

- Created by cross coupled NAND gates
  - Two inputs: S (SET) & R (RESET)
  - Two outputs: Q and NOT(Q)
    - Notation: NOT(Q) =  $\sim Q = Q' = \overline{Q}$





Another common way of drawing the same circuit

First, recall truth table for a NAND gate:



First, recall truth table for a NAND gate:



First, recall truth table for a NAND gate:

R-S Latch Operation:

IANI



Truth Table for R-S Latch:

ACTION	S	R	Q	~Q
	0	0		
	0	1		
RESET	1	0	0	1
	1	1		

Called the "**RESET**" **action**, as Q is set to 0 Also, notice: Q and ~Q opposite

First, recall truth table for a NAND gate:



 $\rightarrow$  Produces a 0 at its output

First, recall truth table for a NAND gate:



R-S Latch Operation:



Truth Table for R-S Latch:

ACTION	S	R	Q	~Q
	0	0		
SET	0	1	1	0
RESET	1	0	0	1
	1	1		

**SETs** LATCH to have a "1" at the output

First, recall truth table for a NAND gate:

- R-S Latch Operation:
  - Last valid input case is the "HOLD" S=1, R=1
  - If we have just "SET" Latch, we will have Q=1, ~Q=0 already



Upper NAND gate

- $\rightarrow$  Has S=1 & former value of ~Q=0
- → Produces a 1 at its output (same ~Q as when it started)

Lower NAND gate

- $\rightarrow$  Inputs are: 1 and 1
- $\rightarrow$  Produces a 0 at its output (same Q)

First, recall truth table for a NAND gate:

- R-S Latch Operation:
  - Last valid input case is the "HOLD" S=1, R=1
  - If we have just "RESET" Latch, we will have Q=0, ~Q=1 already



Upper NAND gate

- $\rightarrow$  Has S=1 & former value of ~Q=1
- $\rightarrow$  Produces a 0 at its output

(same Q as when it started)

Lower NAND gate

→ Inputs are: 0 and 1

→ Produces a 1 at its output (same ~Q)

First, recall truth table for a NAND gate:



R-S Latch Operation:

IANI



*Truth Table for R-S Latch:* 

ACTION	S	R	Q	~Q
	0	0		
SET	0	1	1	0
RESET	1	0	0	
HOLD	1	1	1	0 🖌
HOLD	1	1	0	1 🖌

**HOLD's** last value on its outputs! OUTPUT depends on input and last output

- What happens with S=0 and R=0?
  - Short answer: confusion
  - Real circuits depend on both Q and ~Q
  - Strange things may happen if both are 1



Truth Table for R-S Latch:

ACTION	S	R	Q	~Q
ILLEGAL	0	0	1	1
SET	0	1	1	0 🔨
RESET	1	0	0	
HOLD	1	1	1	0 🖌
HOLD	1	1	0	1 4

 The next section of the slides will try to make this more "user-friendly"

## **Lecture Outline**

- Sequential Setup
- R-S Latch
- D Latch & Clock
- ✤ D Flip Flops

### **D** Latch

Goal: Make the RS latch more understandable

RS LATCH



### **D** Latch

### Goal: Make the RS latch more understandable



### **D** Latch

- Goal: Make the RS latch more understandable
  - Replace R and S with D, add WE for utility
- D the data we want to store (either 1 or 0)
- ✤ WE, whether writing (storing that bit) is enabled.
  - If not enabled, Q (the stored data) maintains current value
  - If enabled, then Q is set to be D
  - Impossible for S=0 and R = 0 case to occur



## **Timing Diagrams**

- Diagram to represent how signals change over time
- ✤ WE: Write Enable Signal
  - WE is <u>high</u>: the latch is <u>open</u> and the output signal is the same as the input.
  - WE is <u>low</u>: the latch is <u>closed</u> and the output signal stays the same
    - The input signal should be stable a certain amount of time before the WE signal is lowered for proper operation. This is referred to as the setup time.



## Dell Everywhere

pollev.com/tqm

- Does the following counter circuit "work" better than the previous counter circuit? Assume WE is hard-coded as 1.
  - A. Yes
  - B. No
  - C. I'm not sure



### Transparency

- Consider the following signal. What is the signal output
  (Q) of our D Latch?
  - Assume that WE is 1



### Transparency

Consider the following signal. What is the signal output
 (Q) of our D Latch?
 We get all the signal



## **The Clock**

- A regular up & down signal which can be used for timing & synchronization.
  - Is the "heartbeat" of our system.
  - Sort of like a metronome
- Clock Period = Duration of one clock cycle
- Clock Frequency = 1/Period
  - Typical frequency: 2.5GHz = 2.5e9 Hz
  - Typical period: 0.4 nanoseconds





## **D** Latch with Clock

- Clock could be included into our D-Latch
  - This affects out transparency (see next slide)



CIS 2400, Fall 2022

### **Transparency?**

Consider the following signal. What is the signal output
 (Q) of our D Latch?
 Q only changes when clock is high



## **Semi-Transparency**

Consider the following signal. What is the signal output
 (Q) of our D Latch?



### **Semi-Transparency?**

Consider the following signal. What is the signal output
 (Q) of our D Latch? (Note how the clock is inverted)



## **Semi-Transparency?**

Consider the following signal. What is the signal output \* (Q) of our D Latch?



## **Lecture Outline**

- Sequential Setup
- R-S Latch
- D Latch & Clock
- ✤ D Flip Flops

## **D** Flip Flop

- Made by:
  - Appending a transparent-high onto a transparent-low latch
- Rules:
  - Q<sub>inter</sub> is the result of passing D through a transparent-low latch
  - Q is the result of passing Q<sub>inter</sub> through a transparent-high latch
    - Effectively, this makes Q only "sensitive" to the signal value at the rising edge of the clock



## **D Flip Flop Timing Diagram**



## Flip Flop with WE

- Can attach WE to the first latch to enable WE for the flip-\* flop.
- When WE is low, latch #1 is closed and Q<sub>inter</sub> cannot change. Q will become Q<sub>inter</sub> if not already.



## **Flip Flops Summary**

- We can abstract away the details of a Flip Flop as a 1-bit storage container.
  - Takes in an input D
  - Has an output or stored value "Q"
  - Takes a clock input (often represented with a triangle
  - Usually has a WE to control if it will update on the next rising edge
  - A set of D flip flops can be grouped together to form a register (storage for a multiple-bit value, more on this next lecture)



### **Working Counter**

Use a clocked 3-bit register (storage) made of D flip-flops



## **Counter Timing Diagram**

Incrementor computes input +1, the next value of the register



### **Next Lecture**

- Take Flip Flops and use them to make:
  - Registers
  - Memory
- Discuss the memory hierarchy
- Start LC4 assembly