Subroutines & OS TRAPs Introduction to Computer Systems, Fall 2022

Instructor: Travis McGaha

TAs:

Ali Krema Audrey Yang David LuoZhang Heyi Liu Katherine Wang Noam Elul Ria Sharma Andrew Rigas Craig Lee Eddy Yang Janavi Chadha Kyrie Dowling Patricia Agnes Sarah Luthra Anisha Bhatia Daniel Duan Ernest Ng Jason Hom Mohamed Abaker Patrick Kehinde Jr. Sofia Mouchtaris

How are you feeling about LC4 I/O?

Start the presentation to see live content. For screen share software, share the entire screen. Get help at pollev.com/app

2

Logistics

- HW05 Control Signals: This Friday 10/21 @ 11:59 pm
 - Should have everything you need
 - Practice in Recitations this week
 - Normal programming assignment ^(C)
- Midterm Exam: Wednesday Next Week "in lecture"
 - Details released on the course website

Lecture Outline


- I/O Devices in LC4 Wrap-up
- ✤ Calling "functions" in LC4
- Traps & The OS

I/O Controller to CPU Interface

- I/O controller interface abstracts I/O device as "device registers"
 - Control/Status: may be one register or two
 - Control: lets us toggle options on the device (we won't focus on this)
 - Status: lets us know if we are data is ready to be read/written
 - Data: may be more than one register
 - The data we are reading/writing
- Example: CPU reading data from input device
 - CPU checks status register if input is available Sim

Similar steps for writing. More details later!

Reads input the data register



LC4 I/O Devices


- LC4 has 4 I/O devices
 - Keyboard (input)
 - ASCII console (output)
 - 128x124 Video display
 16-bit RGB pixel display (output)
 - Timer (not really an I/O device but looks like one to software)

Reg	isters			Me	mory			Source
RO	x0000	R6	x0000	BP	Address	Instruction		1
R1	x0000	R7	x0000	1 1	x81F3	NOP	-	
R2	x0000	PC	x8200	1	x81F4	NOP	-	
R3	x0000				x81F5	NOP		
R4	x0000	PSR	x8002	and the second	x81F6	NOP	-	
R5	x0000	CC	Z	and the second second	x81F7	NOP	-111	
-					x81F8	NOP	-	
Dev	ices				x81F9	NOP	-111	
				. 12	x81FA	NOP	-	
				and the second second	x81FB	NOP		
					x81FC	NOP		
				1	x81FD	NOP		T :
					x81FE	NOP		Time
					x81FF	NOP		
					x8200	NOP	-	
				W	Address	Value		
					x0000	x0000	-	
					x0001	x0000	12	
					x0002	x0000		
					x0003	x0000		
					x0004	x0000		
					x0005	x0000		
					x0006	x0000		
					x0007	x0000		
				1.000				
				6	x0008	x0000		
			-	- Annual State	x0009	x0000		
			-	- Annual State	x0009 x000A	x0000 x0000		
			-	- Annual State	x0009 x000A x000B	x0000 x0000 x0000		
			4	- Annual State	x0009 x000A	x0000 x0000		4


Keyboard/console

Demo: Breakout/Brick-breaker

I/O "Memory"



Example: Print character to Screen




Addressing a Pixel

Need to calculate the address that corresponds to a pixel

.ADDR xC000 OS_VIDEO_MEM .BLKW x3E00 ; why 3E00? OS_VIDEO_NUM_COLS .UCONST #128 OS_VIDEO_NUM_ROWS .UCONST #124

- Logically display is 2D, but 1D in memory
 - Row-major order (vmem[y][x])
 vmem[y][x] pixel on row y, col x
 - Pixel at vmem[2][5] stored at xC000 + (2 * 128) + 5
 - In general vmem[y][x] stored at xC000 + (y * 128) + x
 - Note indexing from upper left corner of the display (0, 0)



Demo: Drawing a Horizontal Line

* draw_horizontal_line.asm on course website

Lecture Outline

- I/O Devices in LC4 Wrap-up
- Calling "functions" in LC4
- Traps & The OS

"Functions" in LC4

- To avoid repeating code, we group code together in one cohesive and invocable (e.g. callable) unit.
 - Typically this is in the form of a function.
- In LC4, we do this with <u>subroutines</u>
 - Subroutines don't necessarily follow the same ideas of variable scope, parameters, return values, etc.
 - In LC4, a subroutine is just a callable sequence of instructions.
 - We use JSR, JSRR and RET instructions for handling subroutines

JSR, JSRR and RET

- * JSR IMM11
 - Action: R7 = PC + 1, PC = (PC & 0x8000) | (IMM11 << 4)</pre>
 - "Jump Subroutine"
 - Stores PC + 1 in R7 before jumping so that after the subroutine, we can return to right after JSR

JSRR Rs

- Action: R7 = PC + 1, PC = Rs
- "Jump Subroutine Register"

```
* RET
```

- <u>Ret</u>urn from a subroutine
- Is a Pseudo Instruction
- Actual implementation: JMPR R7

Creating a Subroutine:

- Consider the multiply program from 3 lectures ago:
- How do we make this a subroutine?
 - Add a RET pseudo-instruction wherever we are "done" with the subroutine
 - Add the .FALIGN directive before the first label/instruction
 - .FALIGN makes sure the code starts at an address that is a multiple of 16.
 - This is needed since JSR stores a IMM11 that is then shifted to the left by 4

```
;; Multiplication program
;; C = A * B
;; RO = A, R1 = B, R2 = C
       . CODE
       .FALIGN
MULT
       CONST R2, \#0
LOOP
       CMPI R1, #0
       BRnz END
       ADD R2, R2, R0
       ADD R1, R1, #-1
       BRnzp LOOP
END
       RET
```

Calling a Subroutine:


If we wanted to call a subroutine from other LC4 Code

. CODE
$ADDR 0 \times 0000$
CONST R0, #5 ; Initialize input "parameters"
CONST R1, #6
JSR MULT ; call the subroutine
; resume execution here after MULT returns

Subroutine Walkthrough

- When a JSR is executed:
 - Stores PC + 1 in R7
 - PC jumps to the address of the start of the subroutine (which must be a multiple of 16).
- During Subroutine:
 - R0-R7 are possibly modified
 - R7 should have the same value at the end of the subroutine. It contains the address needed to return to Caller
- After Subroutine is complete:
 - Returns using RET (which is JMPR R7)
 - R7 should contain the return address

USER CODE



Subroutine Data Passing

Parameters

- Similar to HW04, we can designate some registers to contain "inputs" that are set by the caller. These values can be:
 - Some 16-bit value
 - Address to a memory location containing values (e.g. strings or arrays)
- "Return Values"
 - Subroutines will also designate a register to store their "result" in, assuming that there is a result to return
- NOTE: the same registers R0-R7 are used inside and outside a subroutine.
 - We can't always be sure that a certain register will not be changed

Backing Up the Register File

- The register file will be used inside a subroutine
 - It will likely overwrite everything in the REGFILE
 - BEFORE you call a subroutine, save relevant content of REGFILE
 - LDR and STR's "OFFSET" comes in handy here:

```
TEMPS .UCONST x4200
                        ; address of temporary storage
LC R7, TEMPS
                        ; load address into R7
STR R0, R7, #0
                        ; store R0 in TEMPS[0]
                                                     Save content of REGFILE
                                                     before you call
STR R1, R7, #1
                      ; store R1 in TEMPS[1]
                                                     subroutine
STR R2, R7, #2
                        ; store R2 in TEMPS[2]
STR R6, R7, #6
                        ; store R6 in TEMPS[6]
                                                   Restore content of REGFILE
JSR MULT
                          call the subroutine
                                                   AFTER you return
                        ; load address into R7
LC R7, TEMPS
LDR R0, R7, \#0
                        ; restore R0 from TEMPS[0]
                        ; restore R1 from TEMPS[1]
LDR R1, R7, #1
                        ; restore R2 from TEMPS[2]
LDR R2, R7, \#2
```

I/O Subroutines?

```
; subroutine to read 1 character
; from the keyboard, return it in R0
OS_KBSR_ADDR_UCONST xFE00
OS_KBDR_ADDR_UCONST xFE02
.CODE
.FALIGN
GETC
LC R0, OS_KBSR_ADDR ; load status register addr
LDR R0, R0, #0
BRzp_GETC
LC R0, OS_KBDR_ADDR ; load status register addr
LDR R0, R0, #0
```

RET

- How can we make I/O easier?
 - Can we make subroutines to handle I/O?

Lecture Outline

- ✤ I/O Devices in LC4 Wrap-up
- ✤ Calling "functions" in LC4
- Traps & The OS

Operating Systems

- An operating system is software the directly interacts with hardware. The OS is trusted to do this for a few reasons:
 - To prevent users from breaking things
 - To abstract away messy details about hardware devices into a standardized and more portable/convenient interface
 - Think of how there are many types of keyboards, computer mice, network cards, hard drive types etc. OS abstracts away these details
 - Users typically don't want to handle the status and data registers directly. Users can call an "OS function" to do things for them.
 - Manages (allocates, schedules, protects) hardware resources
 - Modern computers will have more than one program running, how are resources (files, screen display, etc) shared across these programs?

LC4 Memory Map

Recall the full LC-4 Memory Map

- We have 2 Program Memories
- And 2 Data Memories

User Region

- Programs run by users (e.g.: factorial program)
- Processes run in user mode have PSR[15]=0
- **NOT allowed** to access OS locations in memory


Operating System Region

- Programs run by OS (e.g.: I/O device programs)
- Processes run in OS mode have PSR[15]=1
- Allowed to access OS & User locations in memory

Processor Status Register

- Contains the privilege bit
- Contains the three NZP bits





GETC in User Issues

```
; subroutine to read 1 character
; from the keyboard, return it in R0
OS_KBSR_ADDR_.UCONST_XFE00
OS_KBDR_ADDR .UCONST_XFE02
.CODE
.ADDR x0000
GETC
LC R0, OS_KBSR_ADDR ; load status register addr
LDR R0, R0, #0
BRzp_GETC
LC R0, OS_KBDR_ADDR ; load Data register addr
LDR R0, R0, #0
```

- There is a slight problem with this code
 - Since it will be loaded into program memory: **x0000**
 - the LDR statements will fail!
 - Programs running in USER program memory:
 - have PSR[15]=0
 - they cannot access OS data memory (where Device registers are)

GETC in OS

	; subroutine to read ; 1 character from the ; keyboard, return it in R0		
	OS_KBSR_ADDR .UCONST xFE00 OS_KBDR_ADDR .UCONST xFE02	•	These 3 red bolded direct. • .OS .CODE .ADDR x
	.OS .CODE .ADDR x8000	•	 instruct the assemb program into OS pro When the LC4 executes the secures the secures the secures the secures the secure secures the secure secu
SUB	_GETC LC R0, OS_KB <mark>S</mark> R_ADDR LDR R0, R0, #0		 since the PSR[15]=1, this program will be a memory
	BRzp GETC	•	We have one small probwhat if we turn this in
	LC R0, OS_KB <mark>D</mark> R_ADDR LDR R0, R0, #0		• how can we call this s

ectives:

- x8000
- bler, to tell the loader, to load this rogram memory
- this code, PSR[15] must be 1
 - allowed to LDR from OS data
- blem...
 - into a subroutine
 - subroutine from user space?

RET

Calling GETC in User Memory

- ✤ Currently, we can't easily run GETC
 - When a program is running in User Program Memory, PSR[15] = 0 We can't LDR/STR to device memory
 - If we put GETC subroutine in OS program memory, then PSR[15] must already be 1 to execute it
- How do we call the OS code from a USER program? (PSR[15]=0)...
 - JSR and JMP won't allow it!
 - Neither change the privilege of the program
 - LC4 will kill any program with PSR[15]=0 that attempts to jump into OS memory.
- Answer: TRAP instruction

TRAP vs JSR

Mnemonic	Semantics	Encoding
TRAP UIMM8	R7 = PC+1, PC = (x8000 UIMM8), PSR[15] = 1	<u>1111</u>
JSR IMM11	R7 = PC+1, PC = (PC&x8000) (IMM11<<4)	01101IIIIIIIIII

- The TRAP instruction is very similar to a JSR:
 - It saves PC+1 into R7
 - It updates the PC to an offset you specify
 - But it also elevates the privilege level of the CPU from 0 to 1
- The purpose of the TRAP instruction:
 - Allow a program running in USER Program Memory, to call a subroutine installed in OS Program Memory
- Subroutines in OS code are called TRAPS

RTI vs RET

Mnemonic	Semantics	Encoding
RTI	PC = R7, PSR[15] = 0	1000
RET	JMPR R7, which simply sets: PC = R7	11000111

- The RTI instruction is very similar to a RET:
 - It restores the PC back to the value saved in R7 (just like RET)
 - BUT, it also lowers the privilege level of the CPU from 1 to 0
- The purpose of the RTI instruction:
 - Allow a subroutine running in the OS program memory to return to a caller in the USER program memory

Installing GETC into the OS

```
; User Program Memory
.CODE
ADDR \times 0000
; doing some fun stuff, like computing factorials!
; now, let's get a character from the keyboard!
TRAP x00
                ; saves R7=PC+1, sets PC = x8000 | x00,
                ; and PSR[15]=1
; upon return, do something with R0
; OS Program Memory
.OS
. CODE
.ADDR x8000
SUB GETC
   IC RO, OS KBSR ADDR
   LDR R0, R\overline{0}, \#0
   BRzp GETC
   LC RO, OS KBDR ADDR
   LDR R0, R\overline{0}, \#\overline{0}; loads char from keyboard into R0
                     ; sets PC = R7 and restores PSR[15]=0
   RTI
```

The Limits of the TRAP Instruction


Mnemonic	Semantics	Encoding
TRAP UIMM8	R7 = PC+1, PC = (x8000 UIMM8), PSR[15] = 1	1111
JSR IMM11	R7 = PC+1, PC = (PC&x8000) (IMM11<<4)	01101IIIIIIIIII

- The TRAP instruction is limited.
 - Can't jump to anywhere in OS program memory, only the first 256 memory locations
 - We could expand the immediate to be more than 8 bits, why this limitation?
 - To control what portion of OS memory the USER can jump to
 - How it limits the user:
 - In the semantics: PC = (x8000 | UIMM8)
 - What is the largest 8-bit unsigned number you can make? xFF = 255
 - e.g.: PC = x8000 | xFF = x80FF

Installing GETC into the OS Properly

- ; User Program Memory
- .CODE
- .ADDR x0000
- ; doing some fun stuff, like computing factorials!
- ; now, let's get a character from the keyboard!

TRAP x00



We shouldn't install our "TRAPS" starting at x8000

Why not?

- For one, user's might jump into the middle of our trap! Imagine: TRAP x01? We'd jump right into LDR R0,...

Another reason?

 Since traps take up multiple locations that can be jumped to, longer traps restrict how many traps we can have in the OS

Controlling User Access to the OS

- Since TRAP can only jump to the first 256 locations in OS program memory...
 - Make those locations all JMP to the beginning of a TRAP routine
 - Allows us to have complete control over how users enter the OS.
 Users can't JUMP into the middle of an OS TRAP routine
 - Allows us to put OS TRAPs deeper into OS Memory


.05	
.CODE	
.ADDR x8000	
JMP TRAP_GETC	; x00
JMP TRAP_PUTC	; x01
JMP TRAP_DRAW_H_LINE	; x02
JMP BAD_TRAP	; xFF

The first 256 lines of OS Program Memory called the: **TRAP VECTOR TABLE**

We publish this list to the user user can call the TRAPS by number: e.g.: TRAP x01, will call TRAP: PUTC


the table listing helps them map # to TRAP

Installing TRAPs into the OS Properly



Trap Execution Walkthrough

- When a TRAP is called:
 - CPU sets PSR[15]=1,
 - stores PC+1 in R7
 - and Jumps to entry in the TRAP Table
 - This address is a JMP instruction which redirects to the TRAP routine




CIS 2400, Fall 2022

USER CODE

Trap Execution Walkthrough

- After the TRAP routine is complete:
 - it returns by using RTI,
 - which sets the PC to R7
 - which should contain the return address
 - and sets PSR[15] = 0



TRAP vs SUBROUTINE

- TRAPs behave very similar to subroutines
 - Data is passed in the same way
 - Registers may still be overwritten by a TRAP or Subroutine
 - TRAPs can access user data to read string/array inputs
 - R7 contains the return address to go back to the caller

Key Differences:

- Different instructions to enter/leave TRAPs and Subroutines
- TRAPs exist in the OS and require OS privilege
- Can't call a TRAP from within another TRAP

OS in the Real World:

- What we just created highlights the role of the OS
 - Protecting & Abstracting away details of hardware
 - Creating a system of handling I/O calls
- Real OSs handle a lot more than I/O & System Calls
 - Sharing resources (CPU, memory, files) across multiple programs
 - Interrupts for handing I/O instead of "polling" (manually checking if I/O devices are ready)
 - Still follow similar practices with TRAP Vector Table
 - (Take 3800 or 5480 for more!)
- The OS in LC4 pretty much only handles I/O
 - There is only one program running in LC4 at a time, so these other features don't make sense to implement.