






## 





























BIG OR

OR

Output is 1 (true) when any input is 1 (true)

How build n-input OR from OR2?

INPUT CONDITION

\* How can we create an expression that is true for a specific input case?

+ E.g. have a function of 4 inputs: a, b, c, d

\* How many potential values for a, b, c, d?


+ Rows in our truth table

\* Give one example of values for a, b, c, d?

\* How create an expression that is true for that case?

MULTIPLE OUTPUT FUNCTION

\* What do you do if your Digital Function needs multiple output bits?



Conclude


Can implement any combinational logic function out of a collection of
OR2, AND2, NOT gates

NAND UNIVERSALITY

\* Can implement

+ AND2 from NAND2
+ NOT from NAND2
+ OR2 from NAND2
\* Can implement any combinational logic function out of a collection of
+ OR2, AND2, NOT gates

\* Therefore: Can implement any combinational logic function out of a collection of NAND2
gates




ARITHMETIC


\*\* Addition is also a digital logic function


- Maps set of inputs (a3 a2 a1 a0 b3 b2 b1 b0)


- To an output bit vector (c4 c3 c2 c1 c0)


\*\* ...as is subtraction, multiplication, division, square root....


























STATE FOR SEQUENCING AND CONTROL

\* Useful when trying to control things

+ E.g. Perform a sequence of operations

\* Robot

- Open-gripper
- Move-forward
- Close-gripper
- Lift

STATE FOR CONDITIONAL CONTROL

\*\* Useful when need to behave differently based on something in the past

- Remember if elevator going up or down

- Remember/count coins from consumer

- Remember some mode set by user


- Displaying in Centigrade or Fahrenheit


\*\* Idea


- Store state


- Use as input to logic

6









SWITCH-STATEMENT MODEL (CONT.)

case one:

if ((quarter && !creturn)||

(!quarter&&creturn))

state=waiting;

else

state=one;


qreturn=creturn;


vend=quarter&& !creturn;


break;


} // switch


} // while














LOOK-UP TABLE (LUT)

Can generalize to any number of inputs

FFF output select inputs







FIELD-PROGRAMMABLE GATE ARRAY

- **\* Collection of Programmable Gates**
- + Can "program" by setting state bits
- + LUTs that can be programmed to be any gate × With optional Flip-Flops to use for state
- + Programmable interconnect to "wire" the gates together

51

FIELD-PROGRAMMABLE GATE ARRAY (FPGA)

Logic Block

Logic

ESE150 Spring 2018

## **NEXT LAB**

- × Program an FPGA in Verilog
  - + Build an adder
  - + Build an FSM

ESE150 Spring 201

## **BIG IDEAS**

- Can implement any combinational digital logic function from nand2 gates
- Can implement any FSM from nand2 gates and registers
- Can build a single chip that can be programmed to behave as any collection of gates
  - + As long as don't need more gates than it provides

54

LEARN MORE

- × CIS240 do a bit more logic
- ESE370 how to implement gates, latches, and memories from transistors
- ESE532 how to build large-scale computations from logic

REMINDER

\*\* Formal Lab Report Due Sunday

==