


Penn Engineering **ESE**




Lecture #8 – Stored-Program Processors

**ESE 150 – DIGITAL AUDIO BASICS**

ESE150 Spring 2018

Based on slides © 2009–2018 DeHon



ESE150 Spring 2018

### HOW PROCESS

- ✘ How do we build a machine to perform these operations?
  - + From Digital Samples → compressed digital data → Digital Samples
- ✘ With simple gates and registers
  - + can build a machine to perform *any* digital computation
  - + ...if we have *enough* of them.

3

ESE150 Spring 2018

### ECONOMY AND UNIVERSALITY

- ✘ What if we only have a small number of gates?
- ✘ OR ... how many physical gates do we really need?
  - + How do we perform computation with minimal hardware?
- ✘ How do we change the computation performed by our hardware?


4

ESE150 Spring 2018

### LECTURE TOPICS

- ✘ Setup
- ✘ Where are we?
- ✘ Memory
- ✘ One-gate processor
- ✘ Wide-Word, Stored-Program Processor
- ✘ Contemporary Processors: ARM, Arduino
- ✘ Next Lab

5



ESE150 Spring 2018

## COURSE MAP – WEEK 9

Music 1  
Numbers correspond to course weeks

2 sample 3 psycho-acoustics 4 freq 5,6 domain conversion compress

EULA  
click OK

speaker

MP3 Player / iPhone / Droid

7

ESE150 Spring 2018

## QUICK REMINDER

8

ESE150 Spring 2018

## MULTIPLEXER GATE

- × **MUX**
  - + When  $S=0$ , output= $i_0$
  - + When  $S=1$ , output= $i_1$

S	$i_0$	$i_1$	Mux2(S, $i_0$ , $i_1$ )
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

9

ESE150 Spring 2018

## STATE ELEMENT

- × Latch or Register is a state element
- × Allows circuit to *remember* a value
- × Build computations that
  - + Depend on past inputs
  - + Reuse hardware in time

10

ESE150 Spring 2018

## MUX CAN BE A PROGRAMMABLE GATE

- × **Programmable Gate**
  - + Can be programmed to act as any gate
  - + Use state (e.g. FF) to “program” truth table of a gate

Input 0	Input 1	Output
0	0	
0	1	
1	0	
1	1	

11

ESE150 Spring 2018

## NAND UNIVERSALITY

- × Can implement any combinational logic function out of a collection of NAND2 gates
  - + Or AND, OR, NOT combination
  - + Or Programmable MUX gates (OR)

12

ESE150 Spring 2018

## PRECLASS 1

- × **What Function?**
  - +  $o1 = a \& b \mid b \& c \mid a \& c;$
  - +  $o2 = a \wedge b \wedge c;$
- × **How many gates?**

13

ESE150 Spring 2018

# MEMORY

14

ESE150 Spring 2018

## RANDOM ACCESS MEMORY

- × **A Memory:**
  - + Series of locations
  - + Can write values into
  - + Read values from
  - + Return last value written

15

ESE150 Spring 2018

## TWO PIECES OF A MEMORY

1. Element to remember a value
2. Way to address/select that element

16

ESE150 Spring 2018

## COULD BUILD MEMORY W/ MUXES & LATCHES

### ... COLLECTION OF REGISTERS

$w3 = (a0 \wedge a1) \text{ (not read)}$   
 $w2 = (\text{not } a0) \wedge a1 \text{ (not read)}$   
 $w1 = a0 \wedge (\text{not } a1) \text{ (not read)}$   
 $w0 = (\text{not } a0) \wedge (\text{not } a1) \text{ (not read)}$

17

ESE150 Spring 2018

## RANDOM ACCESS MEMORY (RAM) WITH CAPACITOR MEMORIES

Learn more: ESE370

18

ESE150 Spring 2018

## KEY ENGINEERING PROPERTY

- \* Store state compactly in memory
- \* **A(memory cell) small**
  - +  $A(\text{mem}) < A(\text{gate})$
- \* **Depends on few inputs/outputs**
  - + Memory cells share inputs and outputs

ESE150 Spring 2018

## ONE-GATE PROCESSOR

20

ESE150 Spring 2018

## IDEA

- \* Store register and gate outputs in memory
- \* **Compute one gate at a time**
  - + Using a single physical gate

21

ESE150 Spring 2018

## BASIC IDIOM

1. Read gate value from memory
2. Perform operation on gate
3. Write result back to memory

22

ESE150 Spring 2018

## OPERATION

```

a=getInput(0);
b=getInput(1);
c=getInput(2);
t1=a&b;
t2=b&c;
t1=t1|t2;
t2=a&c;
o1=t1|t2;
t1=a^b;
o2=t1^c;
putOutput(1,o2);
putOutput(0,o1);
    
```

0	1	2	3	4	5	6	7
a	b	c	t1	t2	o1	o2	

23

ESE150 Spring 2018

## OPERATION SEQUENCE

0	1	2	3	4	5	6	7
a	b	c	t1	t2	o1	o2	


C	Description	Instruction Fields					
		Type	Function	In0	In1	Out	
a=getInput(0);	read input 0 and put in slot 0	READ	NONE	0	0	0	
b=getInput(1);	read input 1 and put in slot 1	READ	NONE	1	0	1	
c=getInput(2);	read input 2 and put in slot 2	READ	NONE	2	0	2	
t1=a&b;	read value in slot 0 and value in slot 1, perform an AND on the values, and store into slot 3	GATE	AND	0	1	2	
<b>Missing C step?</b>	read value in slot 1 and value in slot 2, perform an AND on the values, and store into slot 4	GATE	AND	1	2	4	
t1=t1 t2;	read value in slot 2 and value in slot 3, perform an OR on the values, and store into slot 3	GATE	OR	3	4	3	
t2=a&c;	read value in slot 0 and value in slot 2, perform an AND on the values, and store into slot 4	GATE	AND	0	2	4	

Missing description?

24

### OBSERVE


- ✘ We can sequentialize operations, reusing the single gate
- ✘ As long as we can specify the operation to be performed
- ✘ **What are we specifying?**  
+ (break it down, what information need?)



25

### INSTRUCTION


- ✘ Call this specification an *instruction*
- ✘ Instructs the programmable, reusable operators on what to perform



26

### EXPANDING THE STRUCTURE: INPUT


- ✘ Add a multiplexer to bring in inputs
- ✘ Allow as option to write into data memory



27

### EXPANDING THE STRUCTURE: OUTPUT


- ✘ Add way to load a designated output register



28

### EXPANDED CONTROL = INSTRUCTION


- ✘ Group the full control into instruction
- ✘ Set of bits that tells the structure what to do



29

### FILLIN MISSING INSTRUCTION

C	Description	Type	Function	o0	o1	o2
a=getInput(0);	read input 0 and put in slot 0	READ	NONE	0	1	0
b=getInput(1);	read input 1 and put in slot 1	READ	NONE	1	0	1
c=getInput(2);	read input 2 and put in slot 2	READ	NONE	2	0	2
t1=a&b;	read value in slot 0 and value in slot 1, perform an AND on the values, and store into slot 3	GATE	AND	0	1	2
t1=t1+t2;	read value in slot 1 and value in slot 2, perform an AND on the values, and store into slot 4	GATE	OR	3	4	3
t2=a&c;	read value in slot 2 and value in slot 3, perform an AND on the values, and store into slot 5	GATE	AND	0	2	4
o1=t1+t2;	read value in slot 0 and value in slot 1, perform an OR on the values, and store into slot 3	GATE	OR	3	4	5
t1=a^b;	read value in slot 0 and value in slot 1, perform an XOR on the values, and store into slot 3	GATE	XOR	0	1	3
o2=t1^c;	read value in slot 3 and value in slot 2, perform an XOR on the values, and store into slot 6					



30

### INSTRUCTION BITS

GATE AND 0 1 2 01000100001010

- Instructions are just a set of bits
- Type – 2 bits
- GateOp – 4 bits
- In1 – 3 bits
  - Assume 8 slots
- In2 – 3 bits
- Out – 3 bits

31

### INSTRUCTION BITS EXAMPLE

- Fillin Missing

t1=t1t2;	read value in slot 2 and value in slot 3, perform an OR on the values, and store into slot 3	GATE	OR	3	4	3	010111011100011
t2=a&c;	read value in slot 2 and value in slot 3, perform an AND on the values, and store into slot 5	GATE	AND	0	2	4	010001000010100
o1=t1t2;		GATE	OR	3	4	5	

32

### INSTRUCTION SEQUENCE CONTROL

- How provide the sequence of instructions?

33

### INSTRUCTION MEMORY

- Add Memory to hold set of instructions
- Counter to sequence instructions

34

### UNIVERSAL PROCESSOR

- Can change computation simply by changing contents of instruction memory

35

### REVIEW

- Single active compute element (programmable gate)
- Sequence in time
- Store state in memory
- Use Instruction memory to select and sequence operations

36

ESE150 Spring 2018


## STORED-PROGRAM PROCESSOR

37

ESE150 Spring 2018

## “STORED PROGRAM” COMPUTER


- ✗ Can build physical machines that perform any computation.
- ✗ Can be built with limited hardware that is reused in time.
- ✗ **Historically: this was a key contribution of Penn’s Moore School**
  - + ENIAC → EDVAC
  - + Computer Engineers: Eckert and Mauchly
  - + (often credited to Von Neumann)



38

ESE150 Spring 2018

## BASIC IDEA




- ✗ Express computation in terms of a few primitives
  - + E.g. Add, Multiply, OR, AND, NAND
- ✗ Provide one of each hardware primitive
- ✗ Store intermediates in memory
- ✗ Sequence operations on hardware to perform larger computation
- ✗ Store *description* of operation sequence in memory as well – hence “Stored Program”
- ✗ By filling in memory, can program to perform any computation

39

ESE150 Spring 2018

## BUILDING OUT

- ✗ How limited?
- ✗ How might improve?



40

ESE150 Spring 2018

## BEYOND SINGLE GATE


- ✗ Single gate extreme to make the high-level point
  - + Except in some particular cases, not practical
- ✗ Usually reuse larger blocks
  - + Adders
  - + Multipliers
- ✗ Get more done per cycle than one gate
- ✗ Now it’s a matter of engineering the design point
  - + Where do we want to be between one gate and full circuit extreme?
  - + How many gate evaluations should we physically compute each cycle?

41

ESE150 Spring 2018

## WORD-WIDE PROCESSORS

- ✗ Common to compute on multibit words
  - + Add two 16b numbers
  - + Multiply two 16b numbers
  - + Perform bitwise-XOR on two 32b numbers
- ✗ More hardware
  - + 16 full adders, 32 XOR gates



- ✗ All programmable gates doing the same thing
  - + So don’t require more instruction bits

42

ESE150 Spring 2018

## MULTIBIT BUS SYMBOLS

43

ESE150 Spring 2018

## ARITHMETIC AND LOGIC UNIT (ALU)

- ✦ A common primitive logic is the ALU
  - + Can perform any of a number of operations on a series of words (strings of bits)
  - + **Operations:** Add, subtract, shift-left, shift-right, bitwise xor, and, or, invert, ....
  - + Operates on "words"
- ✦ Identify a set of control bits that select the operation it forms
  - + Makes it "programmable"

44

ESE150 Spring 2018

## ALU Ops (ON 8BIT WORDS)

- ✦ XOR 00011000 00010100 =
  - + xor 0x18 to 0x14 **result is:**
- ✦ ADD 00011000 00010100 =
  - + Add 0x18 to 0x14 **result is:**
  - + Add 24 to 20 **result is:**
- ✦ SUB 00011000 00010100 =
  - + Subtract 0x14 from 0x18 ...**result is:**
- ✦ INV 00011000 XXXXXXXX =
  - + Invert the bits in 0x18 ...**gives us:**
- ✦ SLL 00011000 XXXXXXXX =
  - + Shift left 0x18 ... **gives us:**

45

ESE150 Spring 2018

## ALU ENCODING

- ✦ Each operation has some bit sequence
- ✦ ADD 0000
- ✦ SUB 0010
- ✦ INV 0001
- ✦ SLL 1110
- ✦ SLR 1100
- ✦ AND 1000

46

ESE150 Spring 2018

## ALU-BASED WORD-WIDE PROCESSOR

47

ESE150 Spring 2018

## BEYOND LINEAR SEQUENCE

- ✦ So far, processor can run a fixed sequence
- ✦ Might like to
  - + Repeat sequence
  - + Conditionally execute instruction or sequence

48



ESE150 Spring 2018

### BRANCHING

- × Allow PC to be loaded
- × Add Instruction bits (or instruction) to control loading
- × BRANCH Slot=In0

49

ESE150 Spring 2018

### BRANCHING

- × How
  - + Branch to top of loop?
  - + Conditionally branch to top of loop?
  - + Implement if-then?

50

ESE150 Spring 2018

### BRANCHING

- × Conditional in slot 4
- × Slot 7 – true target
- × Slot 8 – false target
- ×  $S5=S4 \ll 1$
- ×  $S4=S5|S4$
- × (repeat width)
- ×  $S5=!S4$
- ×  $S6=S4 * S7 // 0$  or  $S7$
- ×  $S5=S5 * S8 // S8$  or  $0$
- ×  $S5=S5 + S6 // \text{target}$
- × BRANCH S5

51

ESE150 Spring 2018

### CONTEMPORARY PROCESSORS

52

ESE150 Spring 2018

### IPOD PROCESSOR

- × Compare ARM7

53

ESE150 Spring 2018

### ARDUINO AVR

ATmega328/P Datasheet

54

## ARDUINO AVR

- ✦ Adds separate Data Memory from Register File
- ✦ (common, omitted above for simplicity)

ATmega328/P Datasheet

## ARDUINO AVR

- ✦ 8-bit architecture
- ✦ 8b wide ALU
- ✦ 32x8 Register File
- ✦ 32 register
- ✦ 8b wide
- ✦ 16b instructions
- ✦ "most" instructions
- ✦ 2K B data memory
- ✦ SRAM
- ✦ 32KB program memory
- ✦ Flash

ATmega328/P Datasheet

## INSTRUCTIONS: TWO OPERAND

- ✦ Typically 2-operand, where one operation is both source and destination
- ✦ ADD R1, R2
- ✦ Says:  $R1 \leftarrow R1 + R2$
- ✦ Use to make code more compact

## AVR INSTRUCTIONS

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ADD	Rd, Rr	Add two Registers without Carry	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add two Registers with Carry	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADW	Rd,K	Add Immediate to Word	$Rd \leftarrow Rd + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract two Registers with Carry	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract Constant from Reg with Carry	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBW	Rd,K	Subtract Immediate from Word	$Rd \leftarrow Rd - K$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \wedge Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \wedge K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1

ATmega328/P Datasheet

## BRANCHING INSTRUCTIONS

Mnemonics	Operands	Description	Operation	Flags	#Clocks
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
JMP(1)	k	Direct Jump	$PC \leftarrow k$	None	3

Mnemonics	Operands	Description	Operation	Flags	#Clocks
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
CALL(1)	k	Direct Subroutine Call	$PC \leftarrow k$	None	4
RET		Subroutine Return	$PC \leftarrow STACK$	None	4

ATmega328/P Datasheet

## DATA MEMORY READ / WRITE (LOAD/STORE)

Mnemonics	Operands	Description	Operation	Flags	#Clocks
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd \leftarrow Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Increment	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
ST	X, Rr	Store Indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Increment	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	-X, Rr	Store Indirect and Pre-Decrement	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2

ATmega328/P Datasheet

ESE150 Spring 2018

## NEXT LAB

- × **Look at Instruction-Level code for Arduino**
- × **Understand performance from instruction-level code**

61

ESE150 Spring 2018

## BIG IDEAS

- × **Memory stores data compactly**
- × **Can implement large computations on small hardware by reusing hardware in time**
  - + Storing computational state in memory
- × **Can store program control in instruction memory**
  - + Change program by reprogramming memory
  - + Universal machine: Stored-Program Processor

62

ESE150 Spring 2018

## LEARN MORE

- × **CIS240 – processor organization and assembly**
- × **CIS371 – implement and optimize processors**
  - + Including FPGA mapping in Verilog

63