



 LECTURE TOPICS


Setup


Where are we?
Combinational Logic
Sequential Logic
FPGAs
Next Lab


Will try asking questions like we usually do.
Go in Alphabetical order.
When called upon, unmute and answer.





















































MULTIPLE OUTPUT FUNCTION


* What do you do if your Digital Function needs multiple output bits?





4




























































































STATE FOR CONDITIONAL CONTROL

* Useful when need to behave differently based on something in the past

- Remember if elevator going up or down
- Remember/count coins from consumer
- Remember some mode set by user
- Displaying in Centigrade or Fahrenheit

* Idea
- Store state
- Use as input to logic

FINITE-STATE MACHINE (FSM)

Sequential model of computation

State (in registers) + combinational logic

Compute outputs and next state
from inputs and state

FSM EXAMPLE

* Simplified Vending Machine

+ Only input quarters

+ Only vend one item (output signal to indicate vending)


+ Item costs 2 quarters


+ Coin Return request and control


* Two states: waiting, one-quarter (one)


* Two inputs: quarter, coin-return (creturn)


* Two outputs: vend, return-quarter (qreturn)

















```
SWITCH-STATEMENT MODEL

* While (true)

* switch (state) {

* case waiting:

* if (quarter && !creturn)

* state=one;

* else

* state=waiting;

* qreturn=quarter && creturn;

* vend=0;

* break;
```

```
SWITCH-STATEMENT MODEL (CONT.)

case one:

if ((quarter && !creturn)||

(!quarter&&creturn))


state=waiting;


else


state=one;
qreturn=creturn;
vend=quarter&& !creturn;
break;


} // switch


} // while
```
































FIELD-PROGRAMMABLE GATE ARRAY (FPGA)

- Collection of Programmable Gates
- + Can "program" by setting state bits
 - + LUTs that can be programmed to be any gate
 - × With optional Flip-Flops to use for state
 - + Programmable interconnect to "wire" the gates together

FIELD-PROGRAMMABLE GATE ARRAY (FPGA)

Logic Block

Logic

81

Program an FPGA in Verilog
 Build an adder
 Build an accumulator

 Should have hardware

 Will need to install software on your computer
 Budget time for that
 Lab instructions out now

■ Can implement any combinational digital logic function from nand2 gates
 ■ Can implement any FSM from nand2 gates and registers
 ■ Can build a single chip that can be programmed to behave as any collection of gates
 + As long as don't need more gates than it provides

LEARN MORE

- × CIS240 do a bit more logic
- ESE370 how to implement gates, latches, and memories from transistors
- ESE532 how to build large-scale computations from logic

REMINDER

- * Formal Lab Report Due Sunday (11:59pm PDT)
- × Extra Lab Session to help
 - + Don't get stuck for hours on any piece
- * Lecture/Lab Feedback forms in Google Docs
 - + Linked from syllabus

86

25