

How Process

* How do we build a machine to perform these operations?

+ From Digital Samples → compressed digital data → Digital Samples

* With simple gates and registers

+ can build a machine to perform any digital computation

+ ...if we have enough of them.

ECONOMY AND UNIVERSALITY

* What if we only have a small number of gates?

* OR ... how many physical gates do we really need?

+ How do we perform computation with minimal hardware?

* How do we change the computation performed by our hardware?

LECTURE TOPICS

× Setup

× Where are we?


Memory


One-gate processor


Wide-Word, Stored-Program Processor


Contemporary Processors: ARM, Arduino


Next Lab













































































































	ESE150 S						oring 2020
INSTR	RUCTION BITS EXA	MPL	E				
× Fillin Missing			D 0	1	2	0	10001000001010
	=00; GATE=01; WRITE=1 0001; OR=0111; XOR=0110	,	E=00	00	; S	" EL	LO=0101
t1=t1 t2;	read value in slot 3 and value in slot 4, perform an OR on the val- ues, and store into slot 3		OR	3	4	3	01011101110001
t2=a&c		GATE	AND	0	2	4	01000100001010
o1=t1 t2;	read value in slot 3 and value in slot 4, perform an OR on the val- ues, and store into slot 5	01111	OR	3	4	5	0101110111001
		"					
							42


















































STORED-PROGRAM PROCESSOR

"STORED PROGRAM" COMPUTER

- Can build physical machines that perform any computation.
- Can be built with limited hardware that is reused in time.
- Historically: this was a key contribution of **Penn's Moore School**
 - ENIAC→ EDVAC
 - Computer Engineers: **Eckert and Mauchly**
 - (often credited to Von Neumann)




BASIC IDEA



Express computation in terms of a few primitives

- E.g. Add, Multiply, OR, AND, NAND
- Provide one of each hardware primitive
- Store intermediates in memory
- Sequence operations on hardware to perform larger computation
- Store description of operation sequence in memory as well hence "Stored Program"
- By filling in memory, can program to perform any computation



BEYOND SINGLE GATE

- x Single gate extreme to make the high-level point
 - Except in some particular cases, not practical
- Usually reuse larger blocks
 - Adders
 - Multipliers
- Get more done per cycle than one gate
- * Now it's a matter of engineering the design point
 - Where do we want to be between one gate and full circuit extreme?
 - How many gate evaluations should we physically compute each cycle?

WORD-WIDE PROCESSORS * Common to compute on multibit words

- Add two 16b numbers
- Multiply two 16b numbers
- Perform bitwise-XOR on two 32b numbers


More hardware


16 full adders, 32 XOR gates



x All programmable gates doing the same thing

So don't require more instruction bits





ALU OPS (ON 8BIT WORDS)

* ADD 00011000 00010100 =

+ Add 0x18 to 0x14 result is:

+ Add 24 to 20

ALU OPS (ON 8BIT WORDS)

* ADD 00011000 00010100 = 00101100

+ Add 0x18 to 0x14 = 0x2C0
+ Add 24 to 20 = 44

* SUB 00011000 00010100 = 00000100

+ Subtract 0x14 from 0x18 ... 0x04

* INV 00011000 XXXXXXXXX =

+ Invert the bits in 0x18 ... gives us:

ALU OPS (ON 8BIT WORDS)

**XOR 00011000 00010100 = 00001100

**xor 0x18 to 0x14 = 0x0C

**ADD 00011000 00010100 = 00101100

-* Add 0x18 to 0x14 = 0x2C0

-* Add 24 to 20 = 44

**SUB 00011000 00010100 = 00000100

-* Subtract 0x14 from 0x18 ...0x04

**INV 00011000 XXXXXXXXX = 11100111

-* Invert the bits in 0x18 ...0xD7

**SRL 00011000 XXXXXXXXX =

-* Shift right 0x18 ... gives us:

ALU OPS (ON 8BIT WORDS)

* ADD 00011000 00010100 = 00101100

+ Add 0x18 to 0x14 = 0x2C0

+ Add 24 to 20 = 44

* SUB 00011000 00010100 = 000000100


+ Subtract 0x14 from 0x18 ...0x04


* INV 00011000 XXXXXXXXX = 11100111


+ Invert the bits in 0x18 ...0xD7


* SLL 00011000 XXXXXXXXX = 00001100


+ Shiff right 0x18 ...0x0C









































NEXT LAB

* Look at Instruction-Level code for Arduino
* Understand performance from instruction-level code

* Need to download Arduino IDE for your computer

BIG IDEAS

* Memory stores data compactly

* Can implement large computations on small hardware by reusing hardware in time

+ Storing computational state in memory

* Can store program control in instruction memory

+ Change program by reprogramming memory

+ Universal machine: Stored-Program Processor

LEARN MORE

CIS240 – processor organization and assembly
CIS371 – implement and optimize processors
Including FPGA mapping in Verilog
ESE370 – implement memories (and gates)
using transistors