


Penn Engineering **ESE**

Lecture #8 – Stored-Program Processors

**ESE 150 – DIGITAL AUDIO BASICS**

ESE150 Spring 2020

Based on slides © 2009–2020 DeHon



ESE150 Spring 2020

### HOW PROCESS

- × How do we build a machine to perform these operations?
  - + From Digital Samples → compressed digital data → Digital Samples
- × With simple gates and registers
  - + can build a machine to perform any digital computation
  - + ...if we have enough of them.

3

ESE150 Spring 2020

### ECONOMY AND UNIVERSALITY

- × What if we only have a small number of gates?
- × OR ... how many physical gates do we really need?
  - + How do we perform computation with minimal hardware?
- × How do we change the computation performed by our hardware?


4


ESE150 Spring 2020

### LECTURE TOPICS

- × Setup
- × Where are we?
- × Memory
- × One-gate processor
- × Wide-Word, Stored-Program Processor
- × Contemporary Processors: ARM, Arduino
- × Next Lab

5





ESE150 Spring 2020

## QUICK REMINDER

8

ESE150 Spring 2020


### MULTIPLEXER GATE

× **MUX**

- + When  $S=0$ , output= $i_0$
- + When  $S=1$ , output= $i_1$

S	$i_0$	$i_1$	Mux2(S, $i_0$ , $i_1$ )
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

9



ESE150 Spring 2020

### MUX CAN BE A PROGRAMMABLE GATE

- × **Programmable Gate**
  - + Can be programmed to act as any gate
  - + Use state (e.g. FF) to "program" truth table of a gate

Input 0	Input 1	Output
0	0	
0	1	
1	0	
1	1	

11

ESE150 Spring 2020

### NAND UNIVERSALITY

- × **Can implement any combinational logic function out of a collection of NAND2 gates**
  - + Or AND, OR, NOT combination
  - + Or Programmable MUX gates (OR)

12

ESE150 Spring 2020

## PRECLASS 1

- × **What Function?**
  - +  $o1 = a \& b \mid b \& c \mid a \& c;$
  - +  $o2 = a \wedge b \wedge c;$
- × **How many gates?**

13

ESE150 Spring 2020

## PRECLASS 1 IN GATES

14

ESE150 Spring 2020

## MEMORY

15

ESE150 Spring 2020

## RANDOM ACCESS MEMORY

- × **A Memory:**
  - + Series of locations (slots)
  - + Can write values a slot (specified by address, WA)
  - + Read values from (by address, RA)
  - + Return last value written

16

ESE150 Spring 2020

## TWO PIECES OF A MEMORY

1. **Element to remember a value**
2. **Way to address/select that element**

17

ESE150 Spring 2020

## COULD BUILD MEMORY W/ MUXES & LATCHES

### ... COLLECTION OF REGISTERS

- × Use latch to remember (store) values
- × Perform read select (addressing) with a multiplexer

18

ESE150 Spring 2020

### COULD BUILD MEMORY W/ MUXES & LATCHES

... COLLECTION OF REGISTERS

- ✘ Perform write select (addressing) with a decoder

The diagram shows a memory cell. On the left, a 'Decoder' block has two inputs: 'Write?' and 'WA[1:0]'. It has four outputs labeled '0', '1', '2', and '3'. These outputs are connected to four 'Latches' in a vertical column. An 'in' signal is connected to the top of each latch. Below the latches is a green trapezoidal 'MUX' block with a 'RA[1:0]' input and 'outs' output. The decoder outputs are connected to the MUX.

19

ESE150 Spring 2020

### COULD BUILD MEMORY W/ MUXES & LATCHES

... COLLECTION OF REGISTERS

- ✘ Show Decoder logic

This diagram is similar to slide 19 but includes the logic equation for the decoder:  $w0 = \text{Write?} \ \& \ !\text{WA}[1] \ \& \ !\text{WA}[0]$ . The decoder outputs are labeled '0', '1', '2', and '3'.

20

ESE150 Spring 2020

### COULD BUILD MEMORY W/ MUXES & LATCHES

... COLLECTION OF REGISTERS

- ✘ Show Decoder logic

This diagram shows the decoder logic equations:  $w3 = \text{Write?} \ \& \ \text{WA}[1] \ \& \ \text{WA}[0]$ ,  $w2 = \text{Write?} \ \& \ \text{WA}[1] \ \& \ !\text{WA}[0]$ ,  $w1 = \text{Write?} \ \& \ !\text{WA}[1] \ \& \ \text{WA}[0]$ , and  $w0 = \text{Write?} \ \& \ !\text{WA}[1] \ \& \ !\text{WA}[0]$ . The decoder outputs are labeled '0', '1', '2', and '3'.

21

ESE150 Spring 2020

### RANDOM ACCESS MEMORY (RAM) WITH CAPACITOR MEMORIES

The circuit diagram shows a 1-bit 4-to-1 RAM. A 'Decoder' block with inputs 'Write?' and 'WA' has four outputs. Each output is connected to the gate of a transistor. The gates of all four transistors are connected to a common 'Din' input. The drains of the transistors are connected to a common 'Dout' output. The sources of the transistors are connected to a common 'RA' input. Each transistor's gate is also connected to a capacitor, which is connected to ground. The 'RA' input is connected to the gates of all transistors.

Learn more: ESE370

22

ESE150 Spring 2020

### KEY ENGINEERING PROPERTY

- ✘ Store state compactly in memory
- ✘ A(memory cell) small
  - +  $A(\text{mem}) < A(\text{gate})$
- ✘ Depends on few inputs/outputs
  - + Memory cells share inputs and outputs

The diagram shows a 5x5 grid of yellow squares representing memory cells. On the left, there are three inputs: 'Write?' (pointing to the top row), 'WA' (pointing to the first two columns), and 'RA' (pointing to the first two columns). On the right, there are two outputs: 'Din' (pointing to the top row) and 'Dout' (pointing to the first two columns).

23

ESE150 Spring 2020

### ONE-GATE PROCESSOR

24

ESE150 Spring 2020

## IDEA

- ✘ Store register and gate outputs in memory
- ✘ Compute one gate at a time
  - + Using a single physical gate

25

ESE150 Spring 2020

## BASIC IDIOM

Repeat:

1. Read gate value from memory
2. Perform operation on gate
3. Write result back to memory

26

ESE150 Spring 2020

## OPERATION

0	1	2	3	4	5	6	7
a	b	c	t1	t2	o1	o2	

```

a=getInput(0);
b=getInput(1);
c=getInput(2);
t1=a&b;
t2=b&c;
t1=t1|t2;
t2=a&c;
o1=t1|t2;
t1=a^b;
o2=t1^c;
putOutput(1,o2);
putOutput(0,o1);
    
```

27

ESE150 Spring 2020

## OPERATION SEQUENCE

0	1	2	3	4	5	6	7
a	b	c	t1	t2	o1	o2	

C	Description	Instruction Fields					
		Type	Function	In0	In1	In2	Out
a=getInput(0);	read input 0 and put in slot 0	READ	NONE	0	0	0	0
b=getInput(1);	read input 1 and put in slot 1	READ	NONE	1	0	1	0
c=getInput(2);	read input 2 and put in slot 2	READ	NONE	2	0	2	0
t1=a&b;	read value in slot 0 and value in slot 1, perform an AND on the values, and store into slot 3	GATE	AND	0	1	3	0
<b>Missing C step?</b>	read value in slot 1 and value in slot 2, perform an AND on the values, and store into slot 4	GATE	AND	1	2	4	0
t1=t1 t2;	read value in slot 3 and value in slot 4, perform an OR on the values, and store into slot 3	GATE	OR	3	4	3	0
t2=a&c;		GATE	AND	0	2	4	0

28

ESE150 Spring 2020

## OPERATION SEQUENCE

0	1	2	3	4	5	6	7
a	b	c	t1	t2	o1	o2	

C	Description	Instruction Fields					
		Type	Function	In0	In1	In2	Out
a=getInput(0);	read input 0 and put in slot 0	READ	NONE	0	0	0	0
b=getInput(1);	read input 1 and put in slot 1	READ	NONE	1	0	1	0
c=getInput(2);	read input 2 and put in slot 2	READ	NONE	2	0	2	0
t1=a&b;	read value in slot 0 and value in slot 1, perform an AND on the values, and store into slot 3	GATE	AND	0	1	3	0
t2=b&c;	read value in slot 1 and value in slot 2, perform an AND on the values, and store into slot 4	GATE	AND	1	2	4	0
t1=t1 t2;	read value in slot 3 and value in slot 4, perform an OR on the values, and store into slot 3	GATE	OR	3	4	3	0
t2=a&c;	Missing description?	GATE	AND	0	2	4	0

29

ESE150 Spring 2020

## OPERATION SEQUENCE

0	1	2	3	4	5	6	7
a	b	c	t1	t2	o1	o2	


C	Description	Instruction Fields					
		Type	Function	In0	In1	In2	Out
a=getInput(0);	read input 0 and put in slot 0	READ	NONE	0	0	0	0
b=getInput(1);	read input 1 and put in slot 1	READ	NONE	1	0	1	0
c=getInput(2);	read input 2 and put in slot 2	READ	NONE	2	0	2	0
t1=a&b;	read value in slot 0 and value in slot 1, perform an AND on the values, and store into slot 3	GATE	AND	0	1	3	0
t2=b&c;	read value in slot 1 and value in slot 2, perform an AND on the values, and store into slot 4	GATE	AND	1	2	4	0
t1=t1 t2;	read value in slot 3 and value in slot 4, perform an OR on the values, and store into slot 3	GATE	OR	3	4	3	0
t2=a&c;	Read value in slot 0 and value in slot 2, perform an AND on the values, and store in slot 4.	GATE	AND	0	2	4	0

30

ESE150 Spring 2020

## OBSERVE

- × We can sequentialize operations, reusing the single gate
- × As long as we can specify the operation to be performed
- × **What are we specifying?**
  - + (break it down, what information need?)




31

ESE150 Spring 2020

## OBSERVE

- × We can sequentialize operations, reusing the single gate
- × As long as we can specify the operation to be performed
- × **What are we specifying?**
  - + (break it down, what information need?)
  - + Address to read in first memory
  - + Address to read in second memory
  - + Function to perform on values from memory
  - + Address to store the result of the operation




32

ESE150 Spring 2020

## OBSERVE

- × We can sequentialize operations, reusing the single gate
- × As long as we can specify the operation to be performed
- × **What are we specifying?**
  - + Address to read in first memory
  - + Address to read in second memory
  - + Function to perform on values from memory
  - + Address to store the result of the operation




33

ESE150 Spring 2020

## INSTRUCTION

- × Call this specification an *instruction*
- × Instructs the programmable, reusable operators on what to perform




34

ESE150 Spring 2020

## EXPANDING THE STRUCTURE: INPUT

- × Add a multiplexer to bring in inputs
- × Allow as option to write into data memory




35

ESE150 Spring 2020

## EXPANDING THE STRUCTURE: OUTPUT

- × Add way to load a designated output register



36

### EXPANDED CONTROL = INSTRUCTION

- Group the full control into instruction
- Set of bits that tells the structure what to do

writeback enable, address, value (from bottom) — goes to both memories

In1 bits are read address of right memory only  
In0 bits are read address of left memory only

Function

Input 0  
Input 1  
Input 2  
Input 3  
Input 4  
Input 5  
Input 6  
Input 7

Output 0  
Output 1  
Output 2  
Output 3  
Output 4  
Output 5  
Output 6  
Output 7

Type=READ  
Type=WRITE

(registers)

writeback enable address value

37

### FILLIN MISSING INSTRUCTION

C	Description	Instruction Fields	0	1	2	3	4	5	6	7
		Type Function In0 In1 Out	a	b	c	t1	t2	o1	o2	
a=getInput(0);	read input 0 and put in slot 0	READ NONE 0 0 0 0								
b=getInput(1);	read input 1 and put in slot 1	READ NONE 1 0 0 1								
c=getInput(2);	read input 2 and put in slot 2	READ NONE 2 0 0 2								
t1=a&b;	read value in slot 0 and value in slot 1, perform an AND on the values, and store into slot 3	GATE AND 0 1 3 3								
t1=t1 t2;	read value in slot 3 and value in slot 2, perform an AND on the values, and store into slot 4	GATE OR 3 4 3 3								
t2=a&c;	read value in slot 3 and value in slot 4, perform an AND on the values, and store into slot 5	GATE AND 0 2 4 5								
o1=t1 t2;	read value in slot 3 and value in slot 4, perform an OR on the values, and store into slot 5	GATE OR 3 4 5 5								
t1=a^b;	read value in slot 0 and value in slot 1, perform an XOR on the values, and store into slot 3	GATE XOR 0 1 3 3								
o2=t1^c;	read value in slot 3 and value in slot 2, perform an XOR on the values, and store into slot 6	GATE XOR 3 2 6 6								

writeback enable, address, value (from bottom) — goes to both memories

In1 bits are read address of right memory only  
In0 bits are read address of left memory only

Function

Input 0  
Input 1  
Input 2  
Input 3  
Input 4  
Input 5  
Input 6  
Input 7

Output 0  
Output 1  
Output 2  
Output 3  
Output 4  
Output 5  
Output 6  
Output 7

Type=READ  
Type=WRITE

(registers)

writeback enable address value

38

### FILLIN MISSING INSTRUCTION

C	Description	Instruction Fields	0	1	2	3	4	5	6	7
		Type Function In0 In1 Out	a	b	c	t1	t2	o1	o2	
a=getInput(0);	read input 0 and put in slot 0	READ NONE 0 0 0 0								
b=getInput(1);	read input 1 and put in slot 1	READ NONE 1 0 0 1								
c=getInput(2);	read input 2 and put in slot 2	READ NONE 2 0 0 2								
t1=a&b;	read value in slot 0 and value in slot 1, perform an AND on the values, and store into slot 3	GATE AND 0 1 3 3								
t1=t1 t2;	read value in slot 3 and value in slot 2, perform an AND on the values, and store into slot 4	GATE OR 3 4 3 3								
t2=a&c;	read value in slot 3 and value in slot 4, perform an AND on the values, and store into slot 5	GATE AND 0 2 4 5								
o1=t1 t2;	read value in slot 3 and value in slot 4, perform an OR on the values, and store into slot 5	GATE OR 3 4 5 5								
t1=a^b;	read value in slot 0 and value in slot 1, perform an XOR on the values, and store into slot 3	GATE XOR 0 1 3 3								
o2=t1^c;	read value in slot 3 and value in slot 2, perform an XOR on the values, and store into slot 6	GATE XOR 3 2 6 6								

writeback enable, address, value (from bottom) — goes to both memories

In1 bits are read address of right memory only  
In0 bits are read address of left memory only

Function

Input 0  
Input 1  
Input 2  
Input 3  
Input 4  
Input 5  
Input 6  
Input 7

Output 0  
Output 1  
Output 2  
Output 3  
Output 4  
Output 5  
Output 6  
Output 7

Type=READ  
Type=WRITE

(registers)

writeback enable address value

39

### INSTRUCTION BITS

GATE AND 0 1 2 01000100001010

- Instructions are just a set of bits
- Type – 2 bits
- GateOp – 4 bits
- In1 – 3 bits
- + Assume 8 slots
- In2 – 3 bits
- Out – 3 bits

writeback enable, address, value (from bottom) — goes to both memories

In1 bits are read address of right memory only  
In0 bits are read address of left memory only

Function

Input 0  
Input 1  
Input 2  
Input 3  
Input 4  
Input 5  
Input 6  
Input 7

Output 0  
Output 1  
Output 2  
Output 3  
Output 4  
Output 5  
Output 6  
Output 7

Type=READ  
Type=WRITE

(registers)

writeback enable address value

40

### INSTRUCTION BITS EXAMPLE

- Fillin Missing

READ=00; GATE=01; WRITE=11;  
AND=0001; OR=0111; XOR=0110; NONE=0000; SEL0=0101

t1=t1 t2;	read value in slot 3 and value in slot 4, perform an OR on the values, and store into slot 3	GATE OR 3 4 3	010111011100011
t2=a&c;	read value in slot 3 and value in slot 4, perform an AND on the values, and store into slot 5	GATE AND 0 2 4	010001000010100
o1=t1 t2;	read value in slot 3 and value in slot 4, perform an OR on the values, and store into slot 5	GATE OR 3 4 5	

41

### INSTRUCTION BITS EXAMPLE

- Fillin Missing

READ=00; GATE=01; WRITE=11;  
AND=0001; OR=0111; XOR=0110; NONE=0000; SEL0=0101

t1=t1 t2;	read value in slot 3 and value in slot 4, perform an OR on the values, and store into slot 3	GATE OR 3 4 3	010111011100011
t2=a&c;	read value in slot 3 and value in slot 4, perform an AND on the values, and store into slot 5	GATE AND 0 2 4	010001000010100
o1=t1 t2;	read value in slot 3 and value in slot 4, perform an OR on the values, and store into slot 5	GATE OR 3 4 5	010111011100011

42

### INSTRUCTION SEQUENCE CONTROL

ESE150 Spring 2020

- How provide the sequence of instructions?

43

### INSTRUCTION MEMORY

ESE150 Spring 2020

- Add Memory to hold set of Instructions
  - Note contents match table on p. 2 of preclass
- Counter to sequence instructions

44

### ANIMATE

ESE150 Spring 2020

- Start at PC=0

45

### ANIMATE

ESE150 Spring 2020

- Start at PC=0
- Read Instr. Mem at 0
- (also compute next PC by adding 1)

46

### ANIMATE

ESE150 Spring 2020

- Start at PC=0
- Read Instr. Mem at 0
- Decode

47

### ANIMATE

ESE150 Spring 2020

- Start at PC=0
- Read Instr. Mem at 0
- Decode
- From input

48



ESE 150 Spring 2020

# ANIMATE

- Start at PC=0
- Read Instr. Mem at 0
- Decode
- From input
- Write Back
- Update PC

49

ESE 150 Spring 2020

# ANIMATE

- PC=1
- Read Instr. Mem at 1

50

ESE 150 Spring 2020

# ANIMATE

- PC=1
- Read Instr. Mem at 1
- Decode
- From Input

51

ESE 150 Spring 2020

# ANIMATE

- PC=1
- Read Instr. Mem at 1
- Decode
- From Input
- Writeback and update PC

52

ESE 150 Spring 2020

# ANIMATE

- PC=2
- Another read







53

ESE 150 Spring 2020

# ANIMATE

- PC=2
- Another read
- Writeback, update PC

54



ESE150 Spring 2020


## STORED-PROGRAM PROCESSOR

61

ESE150 Spring 2020

## “STORED PROGRAM” COMPUTER


- ✗ Can build physical machines that perform *any* computation.
- ✗ Can be built with limited hardware that is reused in time.
- ✗ **Historically: this was a key contribution of Penn’s Moore School**
  - + ENIAC → EDVAC
  - + Computer Engineers: Eckert and Mauchly
  - + (often credited to Von Neumann)



62

ESE150 Spring 2020

## BASIC IDEA




- ✗ **Express computation in terms of a few primitives**
  - + E.g. Add, Multiply, OR, AND, NAND
- ✗ **Provide one of each hardware primitive**
- ✗ **Store intermediates in memory**
- ✗ **Sequence operations on hardware to perform larger computation**
- ✗ **Store *description* of operation sequence in memory as well – hence “Stored Program”**
- ✗ **By filling in memory, can program to perform any computation**

63

ESE150 Spring 2020

## BUILDING OUT



- ✗ **How limited?**
- ✗ **How might improve?**

64

ESE150 Spring 2020


## BEYOND SINGLE GATE

- ✗ **Single gate extreme to make the high-level point**
  - + Except in some particular cases, not practical
- ✗ **Usually reuse larger blocks**
  - + Adders
  - + Multipliers
- ✗ **Get more done per cycle than one gate**
- ✗ **Now it’s a matter of engineering the design point**
  - + Where do we want to be between one gate and full circuit extreme?
  - + How many gate evaluations should we physically compute each cycle?

65

ESE150 Spring 2020

## WORD-WIDE PROCESSORS

- ✗ **Common to compute on multibit words**
  - + Add two 16b numbers
  - + Multiply two 16b numbers
  - + Perform bitwise-XOR on two 32b numbers
- ✗ **More hardware**
  - + 16 full adders, 32 XOR gates
- ✗ **All programmable gates doing the same thing**
  - + So don’t require more instruction bits

66

ESE150 Spring 2020

## MULTIBIT BUS SYMBOLS

67

ESE150 Spring 2020

## ARITHMETIC AND LOGIC UNIT (ALU)

- × **A common logic primitive is the ALU**
  - + Can perform any of a number of operations on a series of words (strings of bits)
  - + **Operations:** Add, subtract, shift-left, shift-right, bitwise xor, and, or, invert, ....
  - + Operates on "words"
- × **Identify a set of control bits that select the operation it forms**
  - + Makes it "programmable"

68

ESE150 Spring 2020

## ALU Ops (ON 8BIT WORDS)

- × **ADD 00011000 00010100 =**
  - + Add 0x18 to 0x14 **result is:**
  - + Add 24 to 20

69

ESE150 Spring 2020

## ALU Ops (ON 8BIT WORDS)

- × **ADD 00011000 00010100 = 00101100**
  - + Add 0x18 to 0x14 =0x2C0
  - + Add 24 to 20 =44
- × **SUB 00011000 00010100 = 00000100**
  - + Subtract 0x14 from 0x18 .. 0x04
- × **INV 00011000 XXXXXXXX =**
  - + Invert the bits in 0x18 ...gives us:

70

ESE150 Spring 2020

## ALU Ops (ON 8BIT WORDS)

- × **XOR 00011000 00010100 = 0001100**
  - + xor 0x18 to 0x14 = 0x0C
- × **ADD 00011000 00010100 = 00101100**
  - + Add 0x18 to 0x14 =0x2C0
  - + Add 24 to 20 =44
- × **SUB 00011000 00010100 = 00000100**
  - + Subtract 0x14 from 0x18 .. 0x04
- × **INV 00011000 XXXXXXXX = 11100111**
  - + Invert the bits in 0x18 ...0xD7
- × **SRL 00011000 XXXXXXXX =**
  - + Shift right 0x18 ... gives us:

71

ESE150 Spring 2020

## ALU Ops (ON 8BIT WORDS)

- × **ADD 00011000 00010100 = 00101100**
  - + Add 0x18 to 0x14 =0x2C0
  - + Add 24 to 20 =44
- × **SUB 00011000 00010100 = 00000100**
  - + Subtract 0x14 from 0x18 .. 0x04
- × **INV 00011000 XXXXXXXX = 11100111**
  - + Invert the bits in 0x18 ...0xD7
- × **SLL 00011000 XXXXXXXX = 00001100**
  - + Shift right 0x18 ...0x0C

72

ESE150 Spring 2020

## ALU OPS (ON 8BIT WORDS)

- ✗ **ADD** 00011000 00010100 = 00101100
  - + Add 0x18 to 0x14 = 0x2C0
  - + Add 24 to 20 = 44
- ✗ **SUB** 00011000 00010100 = 00000100
  - + Subtract 0x14 from 0x18 .. 0x04
- ✗ **INV** 00011000 XXXXXXXX = 11100111
  - + Invert the bits in 0x18 ... 0xD7
- ✗ **SLL** 00011000 XXXXXXXX = 00001100
  - + Shift right 0x18 ... 0x0C
- ✗ **XOR** 00011000 00010100 = 0001100
  - + xor 0x18 to 0x14 = 0x0C

73

ESE150 Spring 2020

## ALU ENCODING

- ✗ Each operation has some bit sequence
- ✗ **ADD** 0000
- ✗ **SUB** 0010
- ✗ **INV** 0001
- ✗ **SLL** 1110
- ✗ **SLR** 1100
- ✗ **AND** 1000

74

ESE150 Spring 2020

## ALU-BASED WORD-WIDE PROCESSOR

75

ESE150 Spring 2020

## ALU-BASED WORD-WIDE PROCESSOR

76

ESE150 Spring 2020

## BEYOND LINEAR SEQUENCE

- ✗ So far, processor can run a fixed sequence
- ✗ Cannot
  - + Implement a loop
  - + Implement an if-then-else

77

ESE150 Spring 2020

## BRANCHING

- ✗ Allow PC to advance by value other than 1
  - + Could be negative
- ✗ Allow data to impact selection
  - + Only load when data bit is 1
- ✗ Add Instruction bits (or instruction) to control loading
- ✗ **BRANCH** if (SRC1[0]==1) to PC+SRC2

78

ESE150 Spring 2020

# CONTEMPORARY PROCESSORS

81

ESE150 Spring 2020

# IPOD PROCESSOR

× Compare ARM7

82

ESE150 Spring 2020

# ARDUINO AVR

ATmega328/P Datasheet

83

ESE150 Spring 2020

# ARDUINO AVR

× Adds separate Data Memory from Register File

× (common, omitted above for simplicity)

ATmega328/P Datasheet

84

ESE150 Spring 2020

# ARDUINO AVR

- × **8-bit architecture**
  - + 8b wide ALU
- × **32x8 Register File**
  - + 32 register
  - + 8b wide
- × **16b instructions**
  - + "most" instructions
- × **32KB program memory**
  - + Flash2KB data memory
  - + SRAM

ATmega328/P Datasheet

85

ESE150 Spring 2020

# INSTRUCTIONS: TWO OPERAND

- × Arduino (AVR) has 2-operand, where one operand is both source and destination
- × **ADD R1, R2**
  - + Says:  $R1 \leftarrow R1 + R2$
- × Use to make code more compact

86

ESE150 Spring 2020

## AVR INSTRUCTIONS

ARITHMETIC AND LOGIC INSTRUCTIONS					
Mnemonics	Operands	Description	Operation	Flags	#Clocks
ADD	Rd, Rr	Add two Registers without Carry	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add two Registers with Carry	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rd,K	Add Immediate to Word	$RdH:RdL \leftarrow RdH:RdL + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract two Registers with Carry	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract Constant from Reg with Carry	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rd,K	Subtract Immediate from Word	$RdH:RdL \leftarrow RdH:RdL - K$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \wedge Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \wedge K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1

ATmega328/P Datasheet

87

ESE150 Spring 2020

## AVR INSTRUCTIONS (LAB APPENDIX)

Instruction Encoding	Instruction Description	Min Cycles	Max Cycles
add Rd, Rr	Add without carry: $Rd = Rr + Rd$ and C is set to the carry-out bit	1	1
adc Rd, Rr	Add with carrying: $Rd = Rd + Rr + C$ (which was previously set); C is set to the new carry-out bit	1	1
and Rd, Rr	Logical And: $Rd = Rd \text{ AND } Rr$	1	1
brne OFFSET	Branch Not Equal: If Z=0, Move the instruction execution (back or forward) by OFFSET.	1	2
brpl OFFSET	Branch if Positive: If N=0, Move the instruction execution (back or forward) by OFFSET.	1	2

88

ESE150 Spring 2020

## DATA MEMORY READ / WRITE (LOAD/STORE)

DATA TRANSFER INSTRUCTIONS					
Mnemonics	Operands	Description	Operation	Flags	#Clocks
MOV	Rd, Rr	Move Between Registers	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd+1:Rd \leftarrow Rr+1:Rr$	None	1
LDI	Rd, K	Load Immediate	$Rd \leftarrow K$	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Increment	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
ST	X, Rr	Store indirect	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Increment	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	-X, Rr	Store Indirect and Pre-Decrement	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow Rr$	None	2

ATmega328/P Datasheet

89

ESE150 Spring 2020

## NEXT LAB

- ✗ **Look at Instruction-Level code for Arduino**
- ✗ **Understand performance from instruction-level code**
- ✗ **Need to download Arduino IDE for your computer**

90

ESE150 Spring 2020

## BIG IDEAS

- ✗ **Memory stores data compactly**
- ✗ **Can implement large computations on small hardware by reusing hardware in time**
  - + Storing computational state in memory
- ✗ **Can store program control in instruction memory**
  - + Change program by reprogramming memory
  - + Universal machine: Stored-Program Processor

91

ESE150 Spring 2020

## LEARN MORE

- ✗ **CIS240 – processor organization and assembly**
- ✗ **CIS371 – implement and optimize processors**
  - + Including FPGA mapping in Verilog
- ✗ **ESE370 – implement memories (and gates) using transistors**

92