

Penn Engineering **ESE**

Lecture #16 – Stored-Program Processors

**ESE 150 – DIGITAL AUDIO BASICS**

ESE150 Spring 2021

Based on slides © 2009–2021 DeHon

ESE150 Spring 2021

## LECTURE TOPICS

- × Setup
- × Where are we?
- × Review
- × Memory
- × Wide-Word, Stored-Program Processor
- × Contemporary Processor: ARM

2

ESE150 Spring 2021

## COURSE MAP – WEEK 9

Music (1) → A/D → sample (2) → freq (4) → psycho-acoustics (3) → compress (5,6) → D/A → speaker

10101001101

MP3 Player / iPhone / Droid

3

ESE150 Spring 2021

## QUICK REMINDER

4

ESE150 Spring 2021

## REVIEW

- × Single active compute element (programmable gate)
- × Sequence in time
- × Store state in memory
- × Use Instruction memory to select and sequence operations
- × Can compute a large number of gates

5

ESE150 Spring 2021

## PRECLASS 1

A	T	F	i	1	2	0	1	2	3	4	5	6	7
4	G	&	1	2	4	1	1	0	1	0	0	0	0
5	G		3	4	3								
6	G	&	0	2	4								
7	G		3	4	5								
8													

6

ESE150 Spring 2021


## STORED-PROGRAM PROCESSOR

7

ESE150 Spring 2021

## “STORED PROGRAM” COMPUTER


- ✗ Can build physical machines that perform *any* computation.
- ✗ Can be built with limited hardware that is reused in time.
- ✗ **Historically: this was a key contribution of Penn’s Moore School**
  - + ENIAC → EDVAC
  - + Computer Engineers: Eckert and Mauchly
  - + (often credited to Von Neumann)



10

ESE150 Spring 2021

## BASIC IDEA



- ✗ **Express computation in terms of a few primitives**
  - + E.g. Add, Multiply, OR, AND, NAND
- ✗ **Provide one of each hardware primitive**
- ✗ **Store intermediates in memory**
- ✗ **Sequence operations on hardware to perform larger computation**
- ✗ **Store *description* of operation sequence in memory as well – hence “Stored Program”**
- ✗ **By filling in memory, can program to perform any computation**

9

ESE150 Spring 2021


## MEMORY

10

ESE150 Spring 2021

## RANDOM ACCESS MEMORY

- ✗ **A Memory:**
  - + Series of locations (slots)
  - + Can write values a slot (specified by address, WA)
  - + Read values from (by address, RA)
  - + Return last value written




Notation:  
slash on wire  
means multiple bits wide

11

ESE150 Spring 2021

## TWO PIECES OF A MEMORY

1. **Element to remember a value**
2. **Way to address/select that element**



12

ESE150 Spring 2021

### COULD BUILD MEMORY W/ MUXES & LATCHES

... COLLECTION OF REGISTERS

- Use latch to remember (store) values
- Perform read select (addressing) with a multiplexer

13

ESE150 Spring 2021

### COULD BUILD MEMORY W/ MUXES & LATCHES

... COLLECTION OF REGISTERS

- Perform write select (addressing) with a decoder

14

ESE150 Spring 2021

### COULD BUILD MEMORY W/ MUXES & LATCHES

... COLLECTION OF REGISTERS

- Show Decoder logic

15

ESE150 Spring 2021

### COULD BUILD MEMORY W/ MUXES & LATCHES

... COLLECTION OF REGISTERS

- Show Decoder logic

16

ESE150 Spring 2021

### RANDOM ACCESS MEMORY (RAM) WITH CAPACITOR MEMORIES

Learn more: ESE370

17

ESE150 Spring 2021

### KEY ENGINEERING PROPERTY

- Store state compactly in memory
- A(memory cell) small
  - $A(\text{mem}) < A(\text{gate})$
- Depends on few inputs/outputs
  - Memory cells share inputs and outputs

18

ESE150 Spring 2021

# EXPAND PROCESSOR

19

ESE150 Spring 2021

## BUILDING OUT

- ✗ **How limited?**
- ✗ **How might improve?**

20

ESE150 Spring 2021

# PROCESSORS

21

ESE150 Spring 2021

## BEYOND SINGLE GATE

- ✗ **Single gate extreme to make the high-level point**
  - + Except in some particular cases, not practical
- ✗ **Usually reuse larger blocks**
  - + Multi-bit Adders
  - + Multipliers
- ✗ **Get more done per cycle than one gate**
- ✗ **Now it's a matter of engineering the design point**
  - + Where do we want to be between one gate and full circuit extreme?
  - + How many gate evaluations should we physically compute each cycle?

22

ESE150 Spring 2021

## WORD-WIDE PROCESSORS

- ✗ **Common to compute on multibit words**
  - + Add two 16b numbers
  - + Multiply two 16b numbers
  - + Perform bitwise-XOR on two 32b numbers
- ✗ **More hardware**
  - + 16 full adders, 32 XOR gates
- ✗ **All programmable gates doing the same thing**
  - + So don't require more instruction bits

23

ESE150 Spring 2021


## MULTIBIT BUS SYMBOLS

24

ESE150 Spring 2021

## ARITHMETIC AND LOGIC UNIT (ALU)

- × **A common logic primitive is the ALU**
  - + Can perform any of a number of operations on a series of words (strings of bits)
  - + **Operations:** Add, subtract, shift-left, shift-right, bitwise xor, and, or, invert, ....
  - + Operates on "words"
- × **Identify a set of control bits that select the operation it forms**
  - + Makes it "programmable"



The diagram shows a blue trapezoidal shape representing the ALU. Two inputs, labeled 'A' and 'B', enter from the top. Four control bits, labeled 'op0', 'op1', 'op2', and 'op3', enter from the left. An output line exits from the bottom.

25

ESE150 Spring 2021

## ALU OPS (ON 8BIT WORDS)

- × **ADD 00011000 00010100 =**
  - + Add 0x18 to 0x14 **result is:**
  - + Add 24 to 20

26

ESE150 Spring 2021

## ALU OPS (ON 8BIT WORDS)

- × **ADD 00011000 00010100 = 00101100**
  - + Add 0x18 to 0x14 =0x2C0
  - + Add 24 to 20 =44
- × **SUB 00011000 00010100 = 00000100**
  - + Subtract 0x14 from 0x18 .. 0x04
- × **INV 00011000 XXXXXXXX =**
  - + Invert the bits in 0x18 ...gives us:

27

ESE150 Spring 2021

## ALU OPS (ON 8BIT WORDS)

- × **XOR 00011000 00010100 = 0001100**
  - + xor 0x18 to 0x14 = 0x0C
- × **ADD 00011000 00010100 = 00101100**
  - + Add 0x18 to 0x14 =0x2C0
  - + Add 24 to 20 =44
- × **SUB 00011000 00010100 = 00000100**
  - + Subtract 0x14 from 0x18 .. 0x04
- × **INV 00011000 XXXXXXXX = 11100111**
  - + Invert the bits in 0x18 ...0xD7
- × **SRL 00011000 XXXXXXXX =**
  - + Shift right 0x18 ... gives us:

28

ESE150 Spring 2021

## ALU OPS (ON 8BIT WORDS)

- × **ADD 00011000 00010100 = 00101100**
  - + Add 0x18 to 0x14 =0x2C0
  - + Add 24 to 20 =44
- × **SUB 00011000 00010100 = 00000100**
  - + Subtract 0x14 from 0x18 .. 0x04
- × **INV 00011000 XXXXXXXX = 11100111**
  - + Invert the bits in 0x18 ...0xD7
- × **SRL 00011000 XXXXXXXX = 00001100**
  - + Shift right 0x18 ...0x0C

29

ESE150 Spring 2021

## ALU OPS (ON 8BIT WORDS)

- × **ADD 00011000 00010100 = 00101100**
  - + Add 0x18 to 0x14 =0x2C0
  - + Add 24 to 20 =44
- × **SUB 00011000 00010100 = 00000100**
  - + Subtract 0x14 from 0x18 .. 0x04
- × **INV 00011000 XXXXXXXX = 11100111**
  - + Invert the bits in 0x18 ...0xD7
- × **SRL 00011000 XXXXXXXX = 00001100**
  - + Shift right 0x18 ...0x0C
- × **XOR 00011000 00010100 = 0001100**
  - + xor 0x18 to 0x14 = 0x0C

30

### ALU ENCODING

- Each operation has some bit sequence
- ADD 0000
- SUB 0010
- INV 0001
- SLL 1110
- SLR 1100
- AND 1000

Diagram showing an ALU with four operation inputs (op0, op1, op2, op3) and two outputs (A, B).

31

### ALU-BASED WORD-WIDE PROCESSOR

Detailed block diagram of an ALU-based word-wide processor. It includes Instruction Memory, Data Memory (SRAM), an ALU, and registers. The ALU takes inputs from registers and performs operations based on a function code. The processor also features a Program Counter (PC) and a write enable signal.

32

### ALU-BASED WORD-WIDE PROCESSOR

Detailed block diagram of an ALU-based word-wide processor, similar to slide 32, showing the internal components and data flow.

33

### BEYOND LINEAR SEQUENCE

- So far, processor can run a fixed sequence
- Cannot
  - Implement a loop
  - Implement an if-then-else

Diagram showing the processor with a loop implemented using a PC incrementer (+1) and a branch back to the top of the loop.

34

### BRANCHING

- Allow PC to advance by value other than 1
  - Could be negative
- Allow data to impact selection
  - Only load when data bit is 1
- Add instruction bits (or instruction) to control loading
- BRANCH if (SRC1[0]==1) to PC+SRC2

Diagram showing the processor with a branching mechanism where the PC is updated based on a condition and a source register value.

35

### BRANCHING

#### How

- Branch to top of loop?
  - BR r0 r2 // branch back 12 instrs
    - // 1 r0
    - // need -12 in r2
- Conditionally branch to top of loop?
  - BR r0 -12 // branch back 12 instrs
    - // compute condition into r0

Diagram showing the processor with conditional branching where the PC is updated based on a condition computed in a register.

36

ESE150 Spring 2021

## BRANCHING

- How
  - Implement if-then?
  - Sketch
    - // compute condition into r0
    - // Need TRUE\_OFFSET in r7
    - BR r0 r7
    - <code else case>
    - // 1 in r0
    - // load length of true case into r7
    - BR r0 r7 // branch over true
    - <code true case, target of TRUE\_OFFSET>
    - <code after loop>

37

ESE150 Spring 2021

## CONTEMPORARY PROCESSORS

38

ESE150 Spring 2021

## POD, ITSYBITSY PROCESSOR

- Compare ARM7

39

ESE150 Spring 2021

## BASIC ARITHMETIC

- ADD Rd, Rn, Rm
  - Means:  $Rd = Rn + Rm$
- Similar: OR, XOR, AND, SUB, MUL
- MLA – Multiply Accumulate
  - Means:  $Rd = Rm * Rs + Rn$
  - (options to use pair of registers for Rd, Rn)

40

ESE150 Spring 2021

## LARGE MEMORY

- Add Large Memory for Bulk data storage

41

ESE150 Spring 2021

## LOAD-STORE ARCHITECTURE

- Add instructions to move data between large memory and small (Register File)
- LD Rd, Rsrc
  - Means:  $Rd = Mem[Rsrc]$
- ST Rsrc1, Rsrc2
  - Means:  $Mem[Rsrc2] = Rsrc1$

42

ESE 150 Spring 2021

## ARM LOAD-STORE I

- ✗ **LDR Rd, [Rn]**
  - + Mean:  $Rd = Mem[Rn]$
- ✗ **STR Rd, [Rn]**
  - + Mean:  $Mem[Rn] = Rd$

43

ESE 150 Spring 2021

## BIG IDEAS

- ✗ **Memory stores data compactly**
- ✗ **Can implement large computations on small hardware by reusing hardware in time**
  - + Storing computational state in memory
- ✗ **Can store program control in instruction memory**
  - + Change program by reprogramming memory
  - + Universal machine: Stored-Program Processor

44

ESE 150 Spring 2021

## LEARN MORE

- ✗ **CIS240 – processor organization and assembly**
- ✗ **CIS471 – implement and optimize processors**
  - + Including FPGA mapping in Verilog
- ✗ **ESE370 – implement memories (and gates) using transistors**

45

ESE 150 Spring 2021

## REMINDERS

- ✗ **Feedback**
- ✗ **Lab 8 due on Friday**

46