

ECONOMIC TERMS

* Production cost – expense to produce

* Price – what consume will pay for it

+ Value to consumer

* Profit = Price – cost

OBSERVE

* Creative / Intellectual work produces most of value

* At least in volume, physical costs of reproduction is small part of product price

PRECLASS CONTINUED

* Cost to photocopy 200 page book at \$0.05/page?

* Cost to scan book at 10page/minute?

* Cost to perform a 10s copy onto flash drive?

* Cost of portion of flash drive used

+ \$4 for 32GB drive, 0.5MB file

CBSERVE

* With digital representation


+ Cost of "physical" reproduction trends to 0

PAST * Much of value in physical construction of objects - Bridge, house, car, screwdriver * Expensive to reproduce / copy * Reproductions imperfect - 5th generation analog recording - 4th generation photocopy of text * Inherent barrier to making copies - Value to buying original

DIGITAL REPRESENTATION

* Can represent perfectly in bits
+ Including sound, words
* Can make perfect copies
* Bits are cheap...and getting cheaper
+ Copying "free"

* Intellectual value disconnected from physical reproduction



INTELLECTUAL PROPERTY

* Intangible creations of human intellect

* Have value

* Don't necessarily have physical embodiment on their own

INTELLECTUAL PROPERTY CREATORS

* As Engineers

- Program, develop algorithms, design circuits

* Almost everything we create will have this property

- Value added is intellectual
- Can be represented digitally in bits
- Can (increasingly) be copied/reproduced cheaply

* Easy to have impact
- Our solutions can reach millions, billions
- Decreasing physical barriers to propagation of solutions

* Challenge to protect and reward IP creators

CUTLINE


* Setup Need / Opportunity – What is IP


* Where are we

* Rationale for IP Protection – Why Protect

* How protect?

+ Patents
+ Copyrights
+ Open Source
+ NDA
+ Licensing





PRICING CHALLENGE

When cost of copying → 0

- + Inventor/author must recover development cost
 - × Price must include develop cost + copy cost
 - Copier does not have development cost
 - × Price = copy cost + epsilon
 - × Competition of copiers will drive epsilon down near 0
 - + Inventor/author not compensated for development
 × Remove incentive/reward for development
- Demand: developers need way to exclude others from copying to incentivize creation

15

SE150 Spring 20

ARROW'S INFORMATION PARADOX

- Customer not know how to value information until see information (see details of product)
 - + Enough information to decide to buy
 - + Enough information to decide what will pay for it
- Once show customer information, sufficient detail, they have enough information to reproduce
 - + Could walk away and produce their own without paying for it
- * Disclosure of what effectively transfers technology
- × Demand: protection for developer
- Arrow, Kenneth J. Economic Welfare and the Allocation of Resources for Invention, in *The Rate and Direction of Inventive Activity*, 609 (Nat'l Bureau of Econ. Research ed. 1962).

16

ESE150 Spring 202

BALANCE INDIVIDUAL AND SOCIETAL GOOD

- Individual should benefit form their own effort
- Society advances with the accumulation of knowledge

ESE150 Spring 2021

INTERLUDE: NIL NIKOLAI IVANOVICH LOBACHEVSKY

https://www.youtube.com/watch?v=gXlfXirQF3A

18

** Concern that new developments/ideas would be lost when inventor die

-- Techniques could remain secret for decades!

** Incentive to make inventions known

-- Advance the general welfare

WArticle 1, Section 8, Clause 8:

To promote the Progress of Science and useful Arts, by securing for limited Times to Authors and Inventors the exclusive Right to their respective Writings and Discoveries

MECHANISMS (TO SUPPORT)

Patents

Cover inventions

E.g., Flying Machine (US 821,393),
ENIAC (US 3,120,606),

Copyrights

Creative expression

E.g., novel, song, movie

MECHANISMS FOR PROTECTION

Messy and imperfect
Haven't kept up with technology
Likely need (and will need) innovation and refinement

PATENTS

PATENT

* Inventions

* Non-obvious to one "ordinary skill in art"

* Reduced to practice

* Cannot patent

+ Abstract ideas
+ Laws of nature

* US: First to file
+ (prior to 2013 was first to invent)

* Exclusive rights 20 years from filing

WHAT MIGHT BE TRICKY / NON-SATISFYING?

- * First to file? (even invent?)
- × 20 year term?

PATENT

Identification of problem is part of invention

× Claims

- Define the invention
- Technical coverage

Requires disclosure

If really believe no one else will figure it out...or can copy it, may be better to keep as a trade secret

License to litigate

- Recover damages is through litigation
- Establish violation
- Validity of many patents overturned in litigation

PATENT PROCESS

- US have one year from first-public disclosure to file
 - Many places public disclosure prevent patent https://www.uspto.gov/web/offices/pac/mpep/s2153.html
- May file provisional patent to get filing date
- File patent with claims
- Reviewed by examiner
- Examiner reports on what may be allowable
 - As-is
 - With tighter qualifications
 - Not-at-all
- On a per-claim basis
- Typically requires several iterations
- Often year(s) before patent issues
- Filing costs thousands of dollars
 - With lawyer/legal fees tens to hundreds of thousands

United States Patent (10) Patent No.: US 10,725,778 B2 (45) Date of Patent: Jul. 28, 2020 PROCESSING METADATA, POLICIES, AND (56) COMPOSITE TAGS References Cited
U.S. PATENT DOCUMENTS (72) Inventor: Andre' DeHon. Cambridge, NA (US)
Udit Dhawan, New Delli (IN)
(73) Assigneet: The Charles Stark Draper
Laboratory, Inc., Cambridge, MA
(US); The Trustees of the University
of Pennysynain. Penn Center for
Innovation, Philodelphia, PA (US) 2519608 A 4/2015 2010028316 A1 3/2010 OTHER PUBLICATION (21) Appl. No.: 16092,642
(22) Filed: Jun. 7, 2018
(55) Prior Publication Data
US 2018/035/031 A1 Nov. 22, 2018
Related US. Application Data
(60) Continuation of application No. 1809,541, (field on Sep. 5, 2017, now Per. No. 10,261,794, which is a (Continuation) ABSTRACT (52) U.S. CL CPC G06F 9/30101 (2013.01); G06F 9/30072 (2013.01); G06F 9/30098 (2013.01);

What is claimed is:

1. A method of processing instructions comprising: receiving, for metadata processing, a plurality of metadata usgs associated with a current instruction, said metadata processing being performed in a metadata processing being performed in a metadata processing being performed in a metadata processing being relating to a respective component policy of a composite policy; processing the plurality of metadata tags in parallel by respective rule cache miss handlers comprising a plurality of the processing, the plurality of metadata tags of the plurality of metadata tags of the plurality of metadata tags, for each metadata tag of the plurality of metadata tags, comprises: for each metadata tag of the plurality of metadata tags, comprises:
determining, by a respective rule cache miss handler, in the metadata processing domain and in accordance with the metadata tag and the current instruction, whether a rule exists in a rule cache for the current instruction, said rule cache including rules on metadata used by said metadata processing to define allowed instructions; and providing a respective output; generating a composite result tag by combining the respective outputs into a single metadata Lag for the composite policy including each respective policy; and simultaneously enforcing, by the plurality of hardware rule cache miss handlers, each of the policies for the current instruction, each of the policies for the respective hardware rule cache miss handler.

5,742,180 United States Patent [19] [11] Patent Number: Apr. 21, 1998 DeHon et al. [45] Date of Patent: Denneau, M.M., "The Yorktown Simulation Engine," *IEEE 19th Design Automation Conference*, pp. 55-59 (1982). Razdam, R., et al., "A High Ferformance Microarchitecture with Hardware-Programmable Functional Units," *Micro-21Proceedings of the 27th Annual International Symposium on Microarchitecture*, San Jose, California, pp. 172–180 (Nov. 30-Dec. 2, 1994). [54] DYNAMICALLY PROGRAMMABLE GATE ARRAY WITH MULTIPLE CONTEXTS [75] Inventors: André DeHon. Cambridge: Thomas F. Knight, Jr., Belmont: Edward Tau. Boston: Michael Bolotski. Somerville; Ian Edick. Cambridge; Derrick Chen, Cambridge; Derrick Chen, Cambridge, all of Mass. (List continued on next page.) Primary Examiner—Edward P. Westin
Assistant Examiner—Jon Santamauro
Attorney, Agent, or Firm—Hamilton, Brook, Smith &
Reynolds, P.C. [73] Assignee: Massachusetts Institute of Technology, Cambridge, Mass. [21] Appl. No.: 386,851 ABSTRACT 15/1

ABSTRACT
An integrated dynamically programmable gate array comprises a two dimensional array of programmable gates, and the standard of [22] Filed: Feb. 10, 1995 ... **H03K 19/177** .. **326/40**; 326/38 ... 326/38–40, 46 References Cited U.S. PATENT DOCUMENTS

CLAIMS 1. An integrated dynamically programmable logic array, comprising: at least a two dimensional array of programmable logic t least a two dimensional array of programmate logic elements, each one of the logic elements receiving plural input logic signals from plural other logic ele-ments and including locally stored multiple contexts dictating different combinatorial logic operations per-formed by the logic elements; and a context signal source that provides a context signal, indicating an active one of the contexts, commonly to the programmable logic elements of the array; and wherein the contexts for each one of the logic elements are individually accessible so that a new context can be loaded into the logic elements while another context is controlling logic operations of the logic elements. 2. A programmable logic array as described in claim 1, wherein the context signal source provides the context signal up to every cycle of the programmable logic array. 3. A programmable logic array as described in claim 1, wherein the context signal source generates plural context signals that dictate contexts for regions of the array of the

XILINX FPGA US 4,870,302 ABSTRACT

[57] ABSTRACT
A configurable logic array comprises a plurality of configurable logic elements variably interconnected in response to control signals to perform a selected logic function. Each configurable logic element in the array is in itself capable of performing any one of a plurality of logic functions depending upon the control information placed in the configurable logic element. Each configurable logic element can have its function varied even after it is installed in a system by changing the control information placed in that element. Structure is provided for storing control information and providing access to the stored control information to allow each configurable logic element to be properly configured prior to the initiation of operation of the system of which the array is a part. Novel interconnection structures are provided to facilitate the configuring of each logic element.

I claim:

1. An interconnect structure for programmably interconnecting lines within an integrated circuit comprise

connecting lines within an integrated circuit comprising:
at least three sets of interconnect line including a first
set, a second set, and a third set;
programmable means, not including said sets of interconnect lines, for connecting at least one of said
lines in said first set to at least one of said lines in
said second set, for connecting at least one of said
lines in said first set to at least one of said lines in
said set to at least one of said lines in
said set to at least one of said lines in
lines in said second set to at least one of said lines in
said third set.

2. An array of interconnect structures, each said interconnect structure in said array having its own selected
number of interconnect lines and its own programmable
means for connecting interconnect lines in its own first,
second and third sets.

https://patents.google.com/patent/US4870302A/en?oq=us+4870302

ENIAC US 3,120,606

1. MEANS FOR PRODUCING ELECTRIC PULSES IN SEQUENCE, 1. MEANS FOR PRODUCING ELECTRIC PULSES IN SEQUENCE, ELECTRONIC MEANS FOR ALTERNATELY TRANSMITTING CERTAIN ONES OF SAID PULSES AS RECURRENT DIFFERENTIATED GROUPS, ELECTRONIC MEANS FOR SELECTING PARTICULAR PULSES FROM ONE OF SAID DIFFERENTIATED GROUPS TO REPRESENT QUANTITATIVE VALUES, ELECTRONIC MEANS FOR SELECTING PARTICULAR PULSES FROM ANOTHER OF SAID DIFFERENTIATED GROUPS TO REPRESENT CEPTAIN OF MEANS PERSONSENCE. FROM ANOTHER OF SAID DIFFERENTIALED GROOFS TO THE RESOLUTION OF THE PROPERTY O VALUES FOR READING DATA TO BE PROCESSED UPON COMMAND OF AT LEAST ONE OF SAID QUALITATIVE PULSES, STORING THE DATA THUS READ, AND MAKING THE DATA AVAILABLE IN THE FORM OF DATA HIUSES IN RESPONSE TO AT LEAST ONE OTHER OF SAID QUALITATIVE PULSES, AND ELECTRONIC MEANS FOR RECEIVING SAID DATA PULSES AND ELECTRONIC MEANS FOR RECEIVING SAID DATA PULSES AND RESPONSIVE THERETO FOR PERFORMING ELECTRICAL SWITCHING QUALITATIVE VALUES AND OF A DEGREE DETERMINED BY SELECTED ONES OF SAID QUANTITATIVE VALUES.

https://www.computerhistory.org/revolution/birth-of-the-computer/4/99/387

WHAT'S PATENTABLE

- Not law's of nature
- Not abstract ideas
- \times Cannot patent pi (π)
- × Software?
 - Originally not
 - With reference to machine, can often manage
- Genetic sequences?...
- ...evolving...

COPYRIGHT

COPYRIGHT Cover particular, original expression Including software Technically don't need to register But should... Must register before sue for infringement No review, just registration x Life of author + 70 years Work for hire: 95 years from publication ESE150 Spring 202

TRADITIONALLY: TRANSFER COPYRIGHT ...

× Publish in ACM, IEEE journal

+ Transfer copyright to them, they license you back rights for derived work and post on person web site.

Copyright (c) 1996 by the Association for Computing Machinery, Inc. Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that new copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request Permissions from Publications Dept, ACM Inc., Fax +1 (212) 869-0481, or
permissions@acm.org>.

39

ESE1EO Sorina 201

RECENT: LICENSE TO ACM, IEEE

* Author retain copyright, license to publisher

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

FPGA '17, February 22 - 24, 2017, Monterey, CA, USA

© 2017 Copyright held by the owner/author(s). Publication rights licensed to ACM. ISBN 978-1-4503-4354-1/17/02...\$15.00

DOI: http://dx.doi.org/10.1145/3020078.3026124

40

SE150 Spring 202

BIG IDEAS

- We (engineers...particularly in computing space) are knowledge workers, producing IP
- × IP carries great value
 - + That is less and less tied to physical objects
- Need to equitably reward and encourage IP creation
- * Patents, Copyrights...two of the things that
 - Attempts to provide framework for IP ownership, sharing, monetization
 - + ...probably not the final answer, particularly as technology landscape continues to evolve.

REMEMBER

- × Feedback
- × Lab 11 due Friday
- x Lab 12 now available

42