

Lecture #14 – Sequential Logic, FPGAs

ESE 150 – DIGITAL AUDIO BASICS

ESE150 Spring 2022

Based on slides © 2009–2022 DeHon

1

ESE150 Spring 2022

LECTURE TOPICS

- × Setup
- × Where are we?
- × Part 1:
 - + Review: Combinational Logic
 - + Registers
- × Part 2:
 - + FPGAs
- × Part 3:
 - + Finite-State Machines (FSM)

2

ESE150 Spring 2022

COURSE MAP – WEEK 8

Music (1) → MIC → A/D → 10101 → D/O

sample (2) → freq (4) → psycho-acoustics (5,6) → compress (3) → D/A → 10101001101 → speaker

EULA, click OK, MP3 Player / iPhone / Droid

Numbers correspond to course weeks

3

ESE150 Spring 2022

COMBINATIONAL LOGIC

4

ESE150 Spring 2022

GATE

- × Primitive binary function
 - + Computes a binary output from a small number of binary inputs
- × Can specify function with a Truth Table
 - + Defines the output for each input combination

Input 0	Input 1	Output
0	0	
0	1	
1	0	
1	1	

5

ESE150 Spring 2022

CONCLUDE

- × Can implement any combinational logic function out of a collection of
 - + OR2, AND2, NOT gates

6

ESE150 Spring 2022

ARITHMETIC

- × **Addition is also a digital logic function**
 - + Maps set of inputs (a3 a2 a1 a0 b3 b2 b1 b0)
 - + To an output bit vector (c4 c3 c2 c1 c0)
- × **...as is subtraction, multiplication, division, square root....**


7

7

ESE150 Spring 2022

MULTIPLEXER GATE

- × **MUX**
 - + When S=0, output=i0
 - + When S=1, output=i1



S	i0	i1	Mux2(S,i0,i1)
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

Truth Table?


8

8

ESE150 Spring 2022

PRECLASS 3

- × **How build 4-input mux from 2-input muxes?**



9

9

ESE150 Spring 2022


REGISTERS AND CLOCKING

10

10

ESE150 Spring 2022

MUX WITH FEEDBACK




- × **What happens when S=0?**
- × **What happens when S=1?**

11

11

ESE150 Spring 2022

MUX WITH FEEDBACK



- × **Assuming i0 doesn't change what happens when S goes from 0 to 1?**

12

12

ESE150 Spring 2022

LATCH

- × Element that can hold a previous value of an input

13

ESE150 Spring 2022

REGISTER

- × **Clock**
 - + Defines the rate of the computation
 - + Typically a square wave
 - + Rising clock edge defines beginning of new cycle
- × **State Element – Flip-Flop (FF) or Register**
 - + Returns the value it was given on previous cycle = before the last rising clock edge

14

ESE150 Spring 2022

FLIP-FLOP (FF)

- × Use a pair of latches to create a flip-flop
- + Also call register

15

ESE150 Spring 2022

FLIP-FLOP (FF)

- × Use a pair to create a flip-flop
- + Also call register
- × What happens when
 - + CLK is low (0) ?

16

ESE150 Spring 2022

FLIP-FLOP (FF)

- × Use a pair to create a flip-flop
- + Also call register
- × What happens when
 - + CLK is high (1) ?

17

ESE150 Spring 2022

FLIP-FLOP (FF)

- × Use a pair to create a flip-flop
- + Also call register
- × What happens when
 - + CLK transitions from 0 to 1 ?

18

17

18

ESE150 Spring 2022

FLIP-FLOP (FF)

- × Use a pair to create a flip-flop
 - + Also call register
- × Sample D input on 0→1 transition of clock (CLK)
- × Never an open path from D→Q
 - + One of the mux latches always in hold state

19

ESE150 Spring 2022

STATE ELEMENT

- × Latch or Register is a state element
- × Allows circuit to *remember* a value
- × Build computations that
 - + Depend on past inputs
 - + Reuse hardware in time

20

ESE150 Spring 2022

ACCUMULATOR REVISITED

- × Maybe extend accumulator bits to hold larger sum
- × Maybe more...

21

Penn Engineering

ESE

Part 2

PROGRAMMABLE LOGIC

22

ESE150 Spring 2022

PRECLASS 2

- × How build 4-input mux from 2-input muxes?

23

ESE150 Spring 2022

PRECLASS 4

- × What function of s0, s1 is this circuit configuration computing?

24

ESE150 Spring 2022

MUX CAN BE A PROGRAMMABLE GATE

- × **Programmable Gate**
 - + Can be programmed to act as any gate
 - + Use state (e.g. FF) to "program" truth table of a gate

Input 0	Input 1	Output
0	0	
0	1	
1	0	
1	1	

25

ESE150 Spring 2022

EXAMPLE: OR (PRECLASS 5)

- × **How do we program to behave as OR?**

26

25

26

ESE150 Spring 2022

LOOK-UP TABLE (LUT)

- × **Can generalize to any number of inputs**

27

27

ESE150 Spring 2022

CONNECTING GATES

- × **Once we can build gates**
- × **...still need to connect the gates together.**
- × **Select which gate outputs become inputs to other gates.**

28

28

ESE150 Spring 2022

MUX CAN BE PROGRAMMABLE INTERCONNECT

Trick: Use multiplexer to programmably select gate input.

29

29

ESE150 Spring 2022

PROGRAMMABLE BLOCKS

30

30

ESE150 Spring 2022

PROGRAMMABLE GATES AND INTERCONNECT

Preclass 6:
How program (fill in yellow programmable cells) to implement a full adder?

31

31

ESE150 Spring 2022

FIELD-PROGRAMMABLE GATE ARRAY (FPGA)

- × **Collection of Programmable Gates**
 - + Can “program” by setting state bits
 - + LUTs that can be programmed to be any gate
 - × With optional Flip-Flops to use for state
 - + Programmable interconnect to “wire” the gates together

32

32

ESE150 Spring 2022

FIELD-PROGRAMMABLE GATE ARRAY (FPGA)

33

33

Penn Engineering ESE

Part 3

FINITE STATE MACHINES (FSMs)

34

34

ESE150 Spring 2022

STATE FOR SEQUENCING AND CONTROL

- × **Useful when trying to control things**
 - + E.g. Perform a sequence of operations
- × **Robot**
 - + Open-gripper
 - + Move-forward
 - + Close-gripper
 - + Lift

35

35

ESE150 Spring 2022

STATE FOR CONDITIONAL CONTROL

- × **Useful when need to behave differently based on something in the past**
 - + Remember if elevator going up or down
 - + Remember/count coins from consumer
 - + Remember some mode set by user
 - × Displaying in Centigrade or Fahrenheit
- × **Idea**
 - + Store state
 - + Use as input to logic

36

36

ESE150 Spring 2022

FINITE-STATE MACHINE (FSM)

- Sequential model of computation
- State (in registers) + combinational logic
- Compute outputs and next state from inputs and state

37

37

ESE150 Spring 2022

FSM EXAMPLE

- Simplified Vending Machine**
 - Only input quarters
 - Only vend one item (output signal to indicate vending)
 - Item costs 2 quarters
 - Coin Return request and control
- Two states: waiting, one-quarter (one)**
- Two inputs: quarter, coin-return (creturn)**
- Two outputs: vend, return-quarter (qreturn)**

38

38

ESE150 Spring 2022

TRUTH TABLE MODEL

Complete together

state	quarter	creturn	vend	qreturn	next
waiting	0	0	0	0	waiting
waiting	0	1			waiting
waiting	1	0	0	0	one
waiting	1	1			one
one	0	0			one
one	0	1			one
one	1	0			one
one	1	1			one

39

39

ESE150 Spring 2022

TRUTH TABLE MODEL

Complete together

state	quarter	creturn	vend	qreturn	next
waiting	0	0	0	0	waiting
waiting	0	1	0	0	waiting
waiting	1	0	0	0	one
waiting	1	1			one
one	0	0			one
one	0	1			one
one	1	0			one
one	1	1			one

40

40

ESE150 Spring 2022

TRUTH TABLE MODEL

Complete together

state	quarter	creturn	vend	qreturn	next
waiting	0	0	0	0	waiting
waiting	0	1	0	0	waiting
waiting	1	0	0	0	one
waiting	1	1	0	1	waiting
one	0	0			one
one	0	1			one
one	1	0			one
one	1	1			one

41

41

ESE150 Spring 2022

TRUTH TABLE MODEL

Complete together

state	quarter	creturn	vend	qreturn	next
waiting	0	0	0	0	waiting
waiting	0	1	0	0	waiting
waiting	1	0	0	0	one
waiting	1	1	0	1	waiting
one	0	0	0	0	one
one	0	1			one
one	1	0			one
one	1	1			one


42

42

ESE 150 Spring 2022

TRUTH TABLE MODEL

Complete together



state	quarter	creturn	vend	qreturn	next
waiting	0	0	0	0	waiting
waiting	0	1	0	0	waiting
waiting	1	0	0	0	one
waiting	1	1	0	1	waiting
one	0	0	0	0	one
one	0	1	0	1	waiting
one	1	0			
one	1	1			


43

43

ESE 150 Spring 2022

TRUTH TABLE MODEL

Complete together




state	quarter	creturn	vend	qreturn	next
waiting	0	0	0	0	waiting
waiting	0	1	0	0	waiting
waiting	1	0	0	0	one
waiting	1	1	0	1	waiting
one	0	0	0	0	one
one	0	1	0	1	waiting
one	1	0	1	0	waiting
one	1	1			

44

44

ESE 150 Spring 2022

TRUTH TABLE MODEL



state	quarter	creturn	vend	qreturn	next
waiting	0	0	0	0	waiting
waiting	0	1	0	0	waiting
waiting	1	0	0	0	one
waiting	1	1	0	1	waiting
one	0	0	0	0	one
one	0	1	0	1	waiting
one	1	0	1	0	waiting
one	1	1	0	1	one

45

45

ESE 150 Spring 2022

SWITCH-STATEMENT MODEL

```

x While (true)
x   switch (state) {
x     case waiting:
x       if (quarter && !creturn)
x         state=one;
x       else
x         state=waiting;
x       qreturn=quarter && creturn;
x       vend=0;
x       break;
  
```

46

46

ESE 150 Spring 2022

SWITCH-STATEMENT MODEL (CONT.)

```


x   case one:
x     if ((quarter && !creturn)||
x       (!quarter&&creturn))
x       state=waiting;
x     else
x       state=one;
x     qreturn=creturn;
x     vend=quarter&& !creturn;
x     break;
x } // switch
x } // while
  
```

47

47

ESE 150 Spring 2022

FSM GRAPH MODEL



```

graph TD
  waiting((waiting)) -- "!quarter / vend=0, qreturn=0" --> waiting
  waiting -- "quarter & creturn / vend=0, qreturn=1" --> waiting
  waiting -- "quarter & !creturn / vend=1, qreturn=0" --> one((one))
  waiting -- "quarter & !creturn / vend=0, !qreturn=0" --> waiting
  one -- "!quarter & creturn / vend=0, qreturn=1" --> waiting
  one -- "!quarter & !creturn / vend=0, qreturn=0" --> one
  
```

48

48

ESE150 Spring 2022

BIG IDEAS

- × **Can implement any combinational digital logic function from:**
 - + and, or, not gates
- × **Can implement any FSM from:**
 - + and, or, not gates and registers
- × **Can build a single chip that can be programmed to behave as any collection of gates**
 - + As long as don't need more gates than it provides

49

49

ESE150 Spring 2022

LEARN MORE

- × **CIS240 – do a bit more logic**
- × **ESE370 – how to implement gates, latches, and memories from transistors**
- × **CIS471 – implement processor (next time) using Verilog mapped to FPGAs**
- × **ESE532 – how to build large-scale computations from logic**

50

50

ESE150 Spring 2022

REMINDER

- × **Feedback including Lab**
- × **Lab 6 Report/formal writeup due tonight**
 - + Before midnight
- × **Lab 7 on Wednesday**
 - + Prelab (with canvas/quiz turnin)

51

51