

Lecture #15 – Minimal Processor

ESE 150 – DIGITAL AUDIO BASICS

ESE150 Spring 2022

Based on slides © 2009–2022 DeHon

1

So FAR

MUSIC (1) → MIC → A/D → 10101 → Logic Gates → D → 10101001101 → D/A → SPEAKER

sample (2) → domain conversion (5,6) → freq (4) → psycho-acoustics (3) → compress

EULA click OK

MP3 Player / iPhone / Droid

2

ESE150 Spring 2022

HOW PROCESS

- ✗ **How do we build a machine to perform these operations?**
 - + From Digital Samples → compressed digital data → Digital Samples
- ✗ **With simple gates and registers**
 - + can build a machine to perform *any* digital computation
 - + ...if we have *enough* of them.

3

ESE150 Spring 2022

ECONOMY AND UNIVERSALITY

- ✗ **What if we only have a small number of gates?**
- ✗ **OR ... how many physical gates do we really need?**
 - + How do we perform computation with minimal hardware?
- ✗ **How do we change the computation performed by our hardware?**

4

ESE150 Spring 2022

LECTURE TOPICS

- ✗ Setup
- ✗ Where are we?
- ✗ Review
- ✗ Memory
- ✗ **One-gate processor**
 - + Simplified warm-up of idea and key components
- ✗ Next Lab

5

COURSE MAP

MUSIC (1) → MIC → A/D → CPU (7,8,9) → File-System (10) → NIC → Cloud (11) → NIC → D/A → SPEAKER

sample (2) → domain conversion (5,6) → freq (4) → psycho-acoustics (3) → compress

EULA click OK

MP3 Player / iPhone / Droid

6

ESE150 Spring 2022

COURSE MAP – WEEK 9

Music 1

Numbers correspond to course weeks

sample 2

domain conversion

freq 4

psycho-acoustics 3

compress 5,6

A/D

D/A

10101001101

MP3 Player / iPhone / Droid

click OK

EULA

7

7

ESE150 Spring 2022

QUICK REMINDER

8

8

ESE150 Spring 2022

MULTIPLEXER GATE

× **MUX**

- + When $S=0$, output= i_0
- + When $S=1$, output= i_1

S	i_0	i_1	Mux2(S, i_0 , i_1)
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

9

9

ESE150 Spring 2022

STATE ELEMENT

× **Latch or Register is a state element**

× **Allows circuit to remember a value**

× **Build computations that**

- + Depend on past inputs
- + Reuse hardware in time

10

10

ESE150 Spring 2022

MUX CAN BE A PROGRAMMABLE GATE

× **Programmable Gate**

- + Can be programmed to act as any gate
- + Use state (e.g. FF) to "program" truth table of a gate

Input 0	Input 1	Output
0	0	
0	1	
1	0	
1	1	

11

11

ESE150 Spring 2022

UNIVERSALITY

× **Can implement any combinational logic function out of a collection**

- + AND, OR, NOT gates
- + Or Programmable MUX gates
 - × Can program as AND, OR, NOT...

12

12

ESE150 Spring 2022

PRECLASS 1

- × **What Function?**
 - + $o1 = a \& b \mid b \& c \mid a \& c;$
 - + $o2 = a \wedge b \wedge c;$
- × **How many gates?**

13

13

ESE150 Spring 2022

PRECLASS 1 IN GATES

14

14

ESE150 Spring 2022

MEMORY

15

15

ESE150 Spring 2022

RANDOM ACCESS MEMORY (RAM)

- × **A Memory:**
 - + Series of locations (slots)
 - + Can write values a slot (specified by address, WA)
 - + Read values from (by address, RA)
 - + Return last value written

Notation:
 slash on wire
 means multiple bits wide

16

16

ESE150 Spring 2022

KEY ENGINEERING PROPERTY

- × **Store state compactly in memory**
- × **A(memory cell) small**
 - + $A(\text{mem}) < A(\text{gate})$
- × **Depends on few inputs/outputs**
 - + Memory cells share inputs and outputs

17

17

ESE150 Spring 2022

ONE-GATE PROCESSOR

18

18

ESE150 Spring 2022

IDEA

- ✘ Store *logical* (simulated) register and gate outputs in memory
- ✘ Compute one gate at a time
 - + Using a single *physical* gate

19

ESE150 Spring 2022

BASIC IDIOM

Repeat:

1. Read gate values from memory
2. Perform operation on gate
3. Write result back to memory

Physical, Programmable Gate

20

19

20

ESE150 Spring 2022

TWO MEMORIES

Why two memories?

- ✘ 2-input gate requires two binary inputs
- ✘ Want to supply both – two values
- ✘ Simple memory only allows one read per cycle
- ✘ Two memories to supply two values
- ✘ Write into both, so both have same set of values

Physical, Programmable Gate

21

21

ESE150 Spring 2022

OPERATION

0	1	2	3	4	5	6	7
a	b	c	t1	t2	o1	o2	

```

a=getInput(0);
b=getInput(1);
c=getInput(2);
t1=a&b; // 1
t2=b&c; // 2
t1=t1|t2; // 3
t2=a&c; // 4
o1=t1|t2; // 5
t1=a^b; // 6
o2=t1^c; // 7
putOutput(1,o2);
putOutput(0,o1);
    
```

22

22

ESE150 Spring 2022

OPERATION SEQUENCE

0	1	2	3	4	5	6	7
a	b	c	t1	t2	o1	o2	

C	Description	Instruction Fields					
		Type	Function	In0	In1	Out	
a=getInput(0);	read input 0 and put in slot 0	READ	NONE	0	0	0	
b=getInput(1);	read input 1 and put in slot 1	READ	NONE	1	0	1	
c=getInput(2);	read input 2 and put in slot 2	READ	NONE	2	0	2	
t1=a&b;	read value in slot 0 and value in slot 1, perform an AND on the values, and store into slot 3	GATE	AND	0	1	3	
Missing C step?	read value in slot 1 and value in slot 2, perform an AND on the values, and store into slot 4	GATE	AND	1	2	4	
t1=t1 t2;	read value in slot 3 and value in slot 4, perform an OR on the values, and store into slot 3	GATE	OR	3	4	3	
t2=a&c;	Missing description?	GATE	AND	0	2	4	

23

23

ESE150 Spring 2022

OBSERVE

- ✘ We can sequentialize operations, reusing the single gate
- ✘ As long as we can specify the operation to be performed
- ✘ What are we specifying?
 - + (break it down, what information need?)

24

24

ESE150 Spring 2022

INSTRUCTION

- Call this specification an *instruction*
- Instructs the programmable, reusable operators on what to perform

25

ESE150 Spring 2022

INSTRUCTION

- Call this specification an *instruction*
- Instructs the programmable, reusable operators on what to perform

26

25

26

ESE150 Spring 2022

EXPANDING THE STRUCTURE: INPUT

- Add a multiplexer to bring in inputs
- Allow as option to write into data memory

27

27

ESE150 Spring 2022

EXPANDING THE STRUCTURE: OUTPUT

- Add way to load a designated output register

28

28

ESE150 Spring 2022

EXPANDED CONTROL = INSTRUCTION

- Group the full control into instruction
- Set of bits that tells the structure what to do

29

29

ESE150 Spring 2022

FILLIN MISSING INSTRUCTION

C	Description	Type	Function	In0	In1	Out
a=getInput(0);	read input 0 and put in slot 0	READ	NONE	0	0	0
b=getInput(1);	read input 1 and put in slot 1	READ	NONE	1	0	1
c=getInput(2);	read input 2 and put in slot 2	READ	NONE	2	0	2
t1=a&b;	read value in slot 0 and value in slot 1, perform an AND on the values, and store into slot 3	GATE	AND	0	1	3
t1=t1+t2;	read value in slot 1 and value in slot 2, perform an AND on the values, and store into slot 4	GATE	OR	3	4	3
t2=a&c;	read value in slot 3 and value in slot 4, perform an OR on the values, and store into slot 5	GATE	AND	0	2	4
o1=t1+t2;	read value in slot 0 and value in slot 1, perform an OR on the values, and store into slot 3	GATE	OR	3	4	5
t1=a^b;	read value in slot 0 and value in slot 1, perform an XOR on the values, and store into slot 3	GATE	XOR	0	1	3
o2=t1^c;	read value in slot 3 and value in slot 2, perform an XOR on the values, and store into slot 6	GATE	XOR	3	2	6

30

30

ESE150 Spring 2022

INSTRUCTION BITS

- ✦ Instructions are just a set of bits
- ✦ Type – 2 bits
- ✦ GateOp – 4 bits
- ✦ In1 – 3 bits
 - + Assume 8 slots
- ✦ In2 – 3 bits
- ✦ Out – 3 bits

31

31

ESE150 Spring 2022

INSTRUCTION BITS EXAMPLE

✦ **Fillin Missing**

READ=00; GATE=01; WRITE=11;
AND=0001; OR=0111; XOR=0110; NONE=0000; SEL0=0101

$t1=t1 t2;$	read value in slot 3 and value in slot 4, perform an OR on the values, and store into slot 3	GATE	OR	3	4	3	010111011100011
$t2=a&c;$ $o1=t1 t2;$	read value in slot 3 and value in slot 4, perform an OR on the values, and store into slot 5	GATE	AND	0	2	4	010001000010100

32

32

ESE150 Spring 2022

NOTE WRITE

- ✦ Note write enable
 - + Fed back for next cycle
 - + Also address, value

33

33

ESE150 Spring 2022

INSTRUCTION SEQUENCE CONTROL

✦ How provide the sequence of instructions?

34

34

ESE150 Spring 2022

INSTRUCTION MEMORY

- ✦ Add Memory to hold set of Instructions
 - + Note contents match table on p. 2 of preclass
- ✦ Counter to sequence instructions

35

35

ESE150 Spring 2022

ANIMATE

✦ Start at PC=0

36

36

ESE150 Spring 2022

ANIMATE

- Start at PC=0
- Read Instr. Mem at 0
- (also compute next PC by adding 1)

37

ESE150 Spring 2022

ANIMATE

- Start at PC=0
- Read Instr. Mem at 0
- Decode

38

ESE150 Spring 2022

ANIMATE

- Start at PC=0
- Read Instr. Mem at 0
- Decode
- From input

39

ESE150 Spring 2022

ANIMATE

- Start at PC=0
- Read Instr. Mem at 0
- Decode
- From input
- Write Back
- Update PC

40

ESE150 Spring 2022

ANIMATE

- PC=1
- Read Instr. Mem at 1







41

ESE150 Spring 2022

ANIMATE

- PC=1
- Read Instr. Mem at 1
- Decode
- From Input

42



ESE150 Spring 2022

BASIC IDIOM

Repeat:

1. Read gate values from memory
2. Perform operation on gate
3. Write result back to memory

49

49

ESE150 Spring 2022

UNIVERSAL PROCESSOR

Can change computation simply by changing contents of instruction memory

50

50

ESE150 Spring 2022

REVIEW

- Single active compute element (programmable gate)
- Sequence in time
- Store state in memory
- Use Instruction memory to select and sequence operations
- Can compute a large number of gates

51

51

ESE150 Spring 2022

NEXT LAB

- Look at Instruction-Level code for ARM
- Understand performance from instruction-level code

52

52

ESE150 Spring 2022

BIG IDEAS

- Can implement large computations on small hardware by reusing hardware in time
 - Storing computational state in memory
- Can store program control in instruction memory
 - Change program by reprogramming memory
 - Universal machine: Stored-Program Processor

53

53

ESE150 Spring 2022

LEARN MORE

- CIS240 – processor organization and assembly
- CIS471 – implement and optimize processors
 - Including FPGA mapping in Verilog
- ESE370 – implement memories (and gates) using transistors

54

54

ESE160 Spring 2022

REMINDERS

- × **Feedback**
- × **Lab 7 today**

55

55