
Assume: velocity saturated,  $R_0/2$  sizing for gate drive; inverter sizing is:  $W_n = W_p = 2$ 

## 1. Consider:



- (a) if A=B=0 and /pre is 0, what voltage does Out hold?
- (b) if /pre switches from 0 to 1, and A=B=0, what voltage settles on Out?
- (c) if /pre is at 1 and, B switches from 0 to 1 what voltage settles on Out?
- (d) What are the sizing constraints on the NMOS devices (compare to ratioed logic)?
- (e) What concerns might we have with this logic?
- (f) What requirements must we satisfy for correct operation?

2. Determine delays (express in  $\tau$  units in terms of  $\gamma):$ 

Determine delays (express in 7 dines in	Precharge	Drive Input	Drive Inv. and Self Output
CLK  Out    CLK   CLK			
<u>T</u>	(pullup transistor charging inverter)		
	_	Input	Self Output Delay