

# ESE532: System-on-a-Chip Architecture

Day 10: October 4, 2017  
Coding HLS for Accelerators



Penn ESE532 Fall 2017 – DeHon

## Previously

- We can describe computational operations in C
  - Primitive operations (add, sub, multiply, and, or)
  - Dataflow graphs primitives
  - To bit level
  - Conditionals and loops
  - Memory reads/writes
  - Function abstraction
- Need to avoid
  - Recursive function calls, dynamic allocation

2

## Perspectives

- Here's a computation we want to describe
  - How can we use C to describe
  - What do we need to watch to avoid getting tangled up in sequential C semantics
- Here's an arbitrary piece of C code
  - What will the compiler be able to do with it?
- What would it take to write a C-to-gates compiler
- What are pitfalls inherent in the C language?

Penn ESE532 Fall 2017 – DeHon

3

## Today

- Pipelining loops
- Pragmas in Vivado HLS C
- Avoiding bottlenecks feeding data in Vivado HLS C
- Streaming hardware operations

Penn ESE532 Fall 2017 – DeHon

4

## Message

- Can specify HW computation in C
- Vivado HLS gives control over how design mapped (area-time, streaming...)
- Code may need some care and stylization to feed data efficiently
- Read Design Productivity Guide (UG 1197)
  - C-based IP development
- Reference Vivado HLS Users Guide (902)
  - Design Optimization

Penn ESE532 Fall 2017 – DeHon

5

## Finish up Mux Conversion

(about what compiler will do;  
Not much about what developer does)

Penn ESE532 Fall 2017 – DeHon

6

## Mux conversion for simple conditionals

```
max=a;
min=a;
if (a>b)
{min=b;
c=1;}
else
{max=b;
c=0;}
• May (re)define many values on each branch.
```

Penn ESE532 Fall 2017 – DeHon

7

## Mux Conversion and Memory

- What might go wrong if we mux-converted the following:
- If (cond)
  - $*a=0$
- Else
  - $*b=0$

Penn ESE532 Fall 2017 – DeHon

8

## Mux Conversion and Memory

- What might go wrong if we mux-converted the following:
- If (cond)
  - $*a=0$
- Else
  - $*b=0$
- Don't want memory operations in non-taken branch to occur.

Penn ESE532 Fall 2017 – DeHon

9

## Mux Conversion and Memory

- If (cond)
  - $*a=0$
- Else
  - $*b=0$
- Don't want memory operations in non-taken branch to occur.
- Conclude: cannot mux-convert blocks with memory operations (without additional care)

Penn ESE532 Fall 2017 – DeHon

10

## Optimizations can expect compiler to do

- Constant propagation:  $a=10; b=c[a];$
- Copy propagation:  $a=b; c=a+d; \rightarrow c=b+d;$
- Constant folding:  $c[10*10+4]; \rightarrow c[104];$
- Identity Simplification:  $c=1*a+0; \rightarrow c=a;$
- Strength Reduction:  $c=b*2; \rightarrow c=b<<1;$
- Dead code elimination
- Common Subexpression Elimination:
  - $C[x*100+y]=A[x*100+y]+B[x*100+y]$
  - $t=x*100+y; C[t]=A[t]+B[t];$
- Operator sizing:  $\text{for } (i=0; i<100; i++) b[i]=(a\&0xff+i);$

Penn ESE532 Fall 2017 – DeHon

11


## Pipelining

for ( $i=0; i<\text{MAX}; i++$ )  
 $o[i]=(a*x[i]+b)*x[i]+c;$

- If know memory operations independent
- What II?

Penn ESE532 Fall 2017 – DeHon

12



## Loop Interpretations

- What does a loop describe?
  - Sequential behavior [when execute]
  - Spatial construction [when create HW]
  - Data Parallelism [sameness of compute]
- We will want to use for all 3
- Sometimes need to help the compiler understand which we want

Penn ESE532 Fall 2017 – DeHon

13

## C Loops

- Adequate to define hardware pipelines



Penn ESE532 Fall 2017 – DeHon

14

## Vivado HLS Mapping Control

Penn ESE532 Fall 2017 – DeHon

15

## Preclass 1

- What dataflow graph does this describe?

```
while(true) {
    i=read_input();
    fA(i,t1);
    fB(t1,t2);
    fC(t2,out);
    write_output(out);
}
```

Penn ESE532 Fall 2017 – DeHon

16

## Vivado HLS Pragma DATAFLOW

- Enables streaming data between functions and loops
- Allows concurrent streaming execution
- Requires data be produced/consumed sequentially
- Useful to use stream data type between functions
  - `hls::stream<TYPE>`

Penn ESE532 Fall 2017 – DeHon

17

```
int data_in[N], data_out[N*256];
hls::stream<int> ystream;
short val,res,copies;
int current;

#pragma HLS dataflow

for (i=0;i<N;i++) {
    pair=data[i];
    copies=(pair>>16)&0x0ff;
    val=pair&0x0ffff;
    for (j=0;j<copies;j++)
        ystream.write(val);
}

for (int i=0;i<N*256;i++)
{
    ystream.read(res);
    current=current+res;
    data_out[i]=current;
}
```

Penn ESE532 Fall 2017 – DeHon

18

## Vivado HLS Pragma PIPELINE

- Direct a function or loop to be pipelined
- Ideally start one loop or function body per cycle
  - Can control II

Penn ESE532 Fall 2017 – DeHon

19

```
for (i=0;i<N;i++)  
    yout=0;  
    #pragma HLS PIPELINE  
    for (j=0;j<K;j++)  
        yout+=in[i+j]*w[j];  
    y[i]=yout;
```

Which solution  
from preclass 2?

20


## Dataflow and pipelining

- Dataflow allows coarse-grained pipelining among loops and functions
- Pipeline causes loop bodies to be pipelined

Penn ESE532 Fall 2017 – DeHon

21

## Dataflow and Pipelining



- Cycles with no dataflow, no pipelining?
- Dataflow only?
- Pipeline only?
- Dataflow and pipeline?

```
for (i=0;i<N;i++) {  
    yout=0;  
    for (j=0;j<K;j++)  
        yout+=in[i+j]*w[j];  
    ystream.write(yout);  
}  
  
for (i=0;i<N;i++) {  
    ystream.read(d);  
    y1=max(d,y3);  
    tmp=min(d,y3);  
    y2=max(tmp,y2);  
    tmp=min(tmp,y2);  
    y3=max(tmp,y3);  
}
```

Penn ESE532 Fall 2017 – DeHon

22

## Vivado HLS Pragma UNROLL

- Unroll loop into spatial hardware
  - Can control level of unrolling
- Any loops inside a pipelined loop gets unrolled by the PIPELINE directive

Penn ESE532 Fall 2017 – DeHon


23

```
for (i=0;i<N;i++)  
    yout=0;  
    #pragma HLS UNROLL  
    for (j=0;j<K;j++)  
        yout+=in[i+j]*w[j];  
    y[i]=yout;
```

Which solution  
from preclass 2?

24

## Dataflow and Pipelining



- Cycles unroll K-loop, dataflow, pipeline?

```

for (i=0; i<N; i++) {
    yout=0;
    for (j=0; j<K; j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}

for (i=0; i<N; i++) {
    ystream.read(d);
    y1=max(d,y3);
    tmp=min(d,y3);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}

```

Penn ESE532 Fall 2017 – DeHon

25

## Unroll

- Can perform partial unrolling
- **#pragma HLS UNROLL factor=...**
- Use to control area-time points
  - Use of loop for spatial vs. temporal description

Penn ESE532 Fall 2017 – DeHon

26

## Vivado HLS Pragma INLINE

- Collapse function body into caller
  - Eliminates interface code
  - Allows optimization of inline code
- recursive option to inline a hierarchy
  - Maybe useful when explore granularity of accelerator

Penn ESE532 Fall 2017 – DeHon

27

## Vivado HLS Pragma ARRAY\_PARTITION

- Spread out array over multiple BRAMs
  - By default placed in single BRAM
  - Use to remove memory bottleneck that prevents pipelining (limits II)

Penn ESE532 Fall 2017 – DeHon

28

## Memory Bottleneck Example

```

#include "bottleneck.h"

dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;
    int i;

    SUM_LOOP: for(i=3;i<N;i+=4)
#pragma HLS PIPELINE
        sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];

    return sum;
}

```


What problem if put mem in single BRAM?

Penn ESE532 Fall 2017 – DeHon

Xilinx UG1197 (2017.1) p. 50

29

## Array Partition



Penn ESE532 Fall 2017 – DeHon

Xilinx UG902 p. 195 (145 in 2017.1 version) 30

## Array Partition Example

```
#pragma ARRAY_PARTITION variable=mem cyclic factor=4

#include "bottleneck.h"
dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;
    int i;

    SUM_LOOP: for(i=3;i<N;i=i+4)
#pragma HLS PIPELINE
    sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];

    return sum;
}
```

Xilinx UG902 p. 91

31

## Vivado HLS Pragma ARRAY\_reshape

- Pack data into BRAM to improve access (reduce BRAMs)
  - May provide similar benefit to partitioning without using more BRAMs

Penn ESE532 Fall 2017 – DeHon

32

```
void foo (...) {
int array1[N];
int array2[N];
int array3[N];
#pragma HLS ARRAY_reshape variable=array1 block factor=2 dim=1
#pragma HLS ARRAY_reshape variable=array2 cycle factor=2 dim=1
#pragma HLS ARRAY_reshape variable=array3 complete dim=1
...
} array[N]
  0 1 2 ... N-3 N-2 N-1
    block → array4[N/2]
      MSB 1 1 N-2 N-1
      LSB 0 0 (N/2-1)

array2[N]
  0 1 2 ... N-3 N-2 N-1
    cyclic → array5[N/2]
      MSB 1 0 2 ... N-2
      LSB 0 0 N-1

array3[N]
  0 1 2 ... N-3 N-2 N-1
    complete → array6[1]
      MSB N-3
      LSB 0
}
```

Penn ESE5: Xilinx UG902 (2017.1) p. 173

33

#include "bottleneck.h"

```
dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;
    int i;

    SUM_LOOP: for(i=3;i<N;i=i+4)
#pragma HLS PIPELINE
    sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];

    return sum;
}
```

How fix if dint\_t is 16b?

Penn ESE532 Fall 2017 – DeHon

Xilinx UG902 p. 91

34

## Array Reshape Example

```
#pragma ARRAY_reshape variable=mem cyclic factor=4 dim=1
(if dint_t 16b)
#include "bottleneck.h"
dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;
    int i;

    SUM_LOOP: for(i=3;i<N;i=i+4)
#pragma HLS PIPELINE
    sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];

    return sum;
}
```

Xilinx UG902 p. 91

35

## Summary

- pragmas allow us to control hardware mapping
  - How interpret loops
  - Turn area-time knobs
  - Specify how arrays get mapped to memories

Penn ESE532 Fall 2017 – DeHon

36

## Streaming Operations

Penn ESE532 Fall 2017 – DeHon

37

## Streaming Operations

- Functions can have stream inputs and outputs
  - Must pass a pointers  
hls::stream<Type> &strm
- Have expressiveness to define hardware streaming operation pipelines



Penn ESE532 Fall 2017 – DeHon

38

```
void stream_filter (
    hls::stream<uint16_t> &strm_out,
    hls::stream<uint16_t> &strm_in
)
{
    while(true) {
        yout=0;
        Input5=Input6;
        Input4=Input5;
        Input3=Input4;
        Input2=Input3;
        Input1=Input2;
        Input0=Input1;
        strm_in.read(Input0);
        Sum = Coefficients_0 * Input0 +
              Coefficients_1 * Input1 +
              Coefficients_2 * Input2 +
              Coefficients_3 * Input3 +
              Coefficients_4 * Input4 +
              Coefficients_5 * Input5 +
              Coefficients_6 * Input6;
        strm_out.write(Sum>>8);
    }
}
```

Penn ESE532 Fall 2017 – DeHon

39

## Big Ideas

- Can specify HW computation in C
- Create streaming operations
  - Run on processor or FPGA
- Vivado HLS gives control over how map to hardware
  - Area-time point

Penn ESE532 Fall 2017 – DeHon

40

## Admin

- Fall Break
- Back on Monday
- HW5 due 10/13

Penn ESE532 Fall 2017 – DeHon

41