

ESE532: System-on-a-Chip Architecture

Day 19: November 6, 2017
Design Space Exploration



Today

- Design-Space Exploration
 - Generic
 - Fast Fourier Transform (FFT)

Message

- The universe of possible implementations (design space) is large
 - Many dimensions to explore
- Formulate carefully
- Approach systematically
- Use modeling along the way for guidance

Design-Space Exploration

Generic

Design Space

- Have many choices for implementation
 - Alternatives to try
 - Parameters to tune
 - Mapping options
- Our freedom to impact implementation costs
 - Area, delay, energy

Design Space

- Ideally
 - Each choice orthogonal axis in high-dimensional space
 - Want to understand points in space
 - Find one that best meets constraints and goals
- Practice
 - Seldom completely orthogonal
 - Requires cleverness to identify dimensions
 - Messy, cannot fully explore
 - But...can understand, prioritize, guide

Preclass 1

- What choices (design-space axes) can we explore in mapping a task to an SoC?
- What showed up in homework so far?

Penn ESE532 Fall 2017 -- DeHon

7

Design-Space Choices

- Type of parallelism
- How decompose / organize parallelism
- Area-time points (level exploited)
- What resources we provision for what parts of computation
- Where to map tasks
- How schedule/order computations
- How synchronize tasks
- How represent data
- Where place data; how manage and move
- What precision use in computations

Penn ESE532 Fall 2017 -- DeHon

8


Generalize Continuum

- Encourage to think about parameters (axes) that capture continuum to explore
- Start from an idea
 - Maybe can compute with 8b values
 - Maybe can put dist computation on FPGA fabric
 - Move data in 1KB chunks
- Identify general knob
 - Tune intermediate bits for computation
 - How much of computation go on FPGA fabric
 - What is optimal data transfer size?

Penn ESE532 Fall 2017 -- DeHon

9

Finding Optima



- Kapre, FPL 2009
- Kadric, TRETs 2016

Penn ESE532 Fall 2017 -- DeHon

10

Design Space Explore

- Think systematically about how might map the application
- Avoid overlooking options
- Understand tradeoffs
- Large design space
 - more opportunities to find good solutions
 - Reduce bottlenecks

Penn ESE532 Fall 2017 -- DeHon

11

Elaborate Design Space

- Refine design space as you go
- Ideally identify up front
- Practice bottlenecks and challenges
 - will suggest new options / dimensions
 - If not initially expect memory bandwidth to be a bottleneck...
- Some options only make sense in particular sub-spaces
 - Bitwidth optimization not a big issue on the 64b processor
 - More interesting on vector, FPGA

Penn ESE532 Fall 2017 -- DeHon

12

Tools

- Sometimes tools will directly help you explore design space
 - What SDSoc/Vivado HLS support?
- Often they will not
 - What might you want that does not support?

Penn ESE532 Fall 2017 -- DeHon

13


Design-Space Exploration

Example FFT

Penn ESE532 Fall 2017 -- DeHon

14

Sound Waves




Source: <http://www.mediacollege.com/audio/01/sound-waves.html>

Penn WICS April 2017 -- DeHon

15

Discrete Sampling

- Represent as time sequence
- Discretely sample in time
- What we can do directly with an Analog-to-Digital (A2D) converter.



<http://en.wikipedia.org/wiki/File:Pcm.svg>


Penn WICS April 2017 -- DeHon

16

Penn

Frequency-domain

- $T = \pi, A = 3: s(t) = A \cdot \sin(2\pi \cdot f \cdot t) = 3 \cdot \sin(2 \cdot t)$




ESE 250 - Spring'13 DeHon, Kod, Kadric, Wilson-Shah

17

Penn



Frequency-domain

- Can represent sound wave as linear sum of frequencies



ESE 250 - Spring'13 DeHon, Kod, Kadric, Wilson-Shah

18



Fourier Transform

- Identify spectral components
- Convert between Time-domain to Frequency-domain
 - E.g. tones from data samples
 - Central to audio coding – e.g. MP3 audio

$$Y[k] = \sum_{j=0}^{n-1} (X[j]e^{-2i\pi \frac{jk}{n}})$$

Penn ESE532 Fall 2017 – De

FT as Matching

- Fourier Transform is essentially performing a dot product with a frequency
 - How much like a sine wave of freq. f is this?

$$Y[k] = \sum_{j=0}^{n-1} (X[j]e^{-2i\pi \frac{jk}{n}})$$

Penn ESE532 Fall 2017 – De

Fast-Fourier Transform (FFT)

- Efficient way to compute FT
- $O(N \log(N))$ computation

Penn ESE532 Fall 2017 – DeHon


FFT

- Large space of FFTs
- Radix-2 FFT Butterfly

Penn ESE532 Fall 2017 – DeHon

Basic FFT Butterfly

- $Y_0 = X_0 + W(\text{stage, butterfly}) * X_1$
- $Y_1 = X_0 - W(\text{stage, butterfly}) * X_1$
- Common sub expression, compute once: $W(\text{stage, butterfly}) * X_1$




Penn ESE532 Fall 2017 -- DeHon

25

Preclass 2

- What parallelism options exist?
 - Single FFT
 - Sequence of FFTs




Penn ESE532 Fall 2017 -- DeHon

26

FFT Parallelism


- Spatial
- Pipeline
- Streaming
- By column
 - Choose how many Butterflies to serialize on a PE
- By subgraph
- Pipeline subgraphs



Penn ESE532 Fall 2017 -- DeHon

27

Streaming FFT




Penn ESE532 Fall 2017 -- DeHon

28

Preclass 3

- How large of a spatial FFT can implement with 220 multipliers?



Penn ESE532 Fall 2017 -- DeHon

29

Bit Serial


- Could compute the add/multiply bit serially
 - One full adder per adder
 - W full adders per multiply
 - 50,000 LUTs
 - $\sim =$ 2500 bit-serial butterflies for $W=16$?
 - Maybe 512-point FFT?
- Another dimension:
 - How much serialize word-wide operators

Penn ESE532 Fall 2017 -- DeHon

30

Accelerator Building Blocks


- What might we use as primitive, FFT-specific building blocks?



Penn ESE532 Fall 2017 -- DeHon

31

Common Subgraphs




Penn ESE532 Fall 2017 -- DeHon

32

Processor Mapping

- How map butterfly operations to processors?
– Implications for communications?




Penn ESE532 Fall 2017 -- DeHon

33

Preclass 4a

- How large local memory to communicate from stage to stage?




Penn ESE532 Fall 2017 -- DeHon

34

Preclass 4b

- How change evaluation order to reduce local storage memory?



Penn ESE532 Fall 2017 -- DeHon

35

Communication

- How implement the data shuffle between processors or accelerators?
– Memories / interconnect ?
– How serial / parallel ?
– Network?

Penn ESE532 Fall 2017 -- DeHon

36

Data Precision

- Input data from A2D likely 12b
- Output data, may only want 16b
- What should internal precision and representation be?

Penn ESE532 Fall 2017 -- DeHon

37

Number Representation


- Floating-Point
 - IEEE standard single (32b), double (64b)
 - With mantissa and exponent
 - ...half, quad
- Fixed-Point
 - Select total bits and fraction
 - E.g. 16.8 (16 total bits, 8 of which are fraction)
 - Represent $1/256$ to $256-1/256$

Penn ESE532 Fall 2017 -- DeHon

38

Heterogeneous Precision

- May not be same in every stage
 - W factors less than 1
 - Non-fraction grows at most 1b per stage



Penn ESE532 Fall 2017 -- D

39

W/Twiddle factors

- Precompute and store in arrays
- Compute as needed
 - How? sin/cos hardware? CORDIC?
Polynomial approximation?
- Specialize into computation
 - Many evaluate to 0, ± 1 , $\pm 1/2$,

Penn ESE532 Fall 2017 -- DeHon

40

FFT (partial) Design Space

- Parallelism
- Decompose
- Size/granularity of accelerator
 - Area-time
- Sequence/share
- Communicate
- Representation/precisions
- Twiddle

Penn ESE532 Fall 2017 -- DeHon

41

Big Ideas:

- Large design space for implementations
- Worth elaborating and formulating systematically
 - Make sure don't miss opportunities
- Think about continuum for design axes
- Model effects for guidance and understanding

Penn ESE532 Fall 2017 -- DeHon

42

Admin

- 1st milestone parallelism feedback
 - Should have seen Friday evening
- 2nd milestone due Friday
 - Asks you to identify design space