





























Goals

- Create Computer Engineers
 - SW/HW divide is wrong, outdated
 - Parallelism, data movement, resource management, abstractions
 - Cannot build a chip without software
- SoC user know how to exploit
- SoC designer architecture space, hw/sw codesign
- Project experience design and optimization

Roles

- PhD Qualifier
 One broad Computer Engineering
- CMPE Concurrency

ESE532 Fall 2017 -- DeHor

Hands-on Project course

Outcomes

- Design, optimize, and program a modern System-on-a-Chip.
- Analyze, identify bottlenecks, design-space
 Modeling → write equations to estimate
- Decompose into parallel components
- · Characterize and develop real-time solutions
- Implement both hardware and software solutions
- Formulate hardware/software tradeoffs, and perform hardware/software codesign 21
- Outcomes
 Understand the system on a chip from gates to application software, including:

 on-chip memories and communication networks, I/O interfacing, RTL design of accelerators, processors, firmware and OS/ infrastructure software.

20

- Understand and *estimate* key design metrics and requirements including:
 - area, latency, throughput, energy, power, predictability, and reliability.

First offering last term: warning last term

- We'll be making it up as we go along...
- · You'll be first to perform assignments
- We may estimate difficulty of assignments incorrectly
 - Too easy, too hard
 - Many were too tedious
 - Provided wrong guidance
- · Lectures will be less polished
- Intellectual excitement of trying to figure

This Term

- ...still figuring it out.
- · Learned some lessons from last term.
- Refocusing assignments
- · Increase focus on modeling throughout
- May still get it wrong

 We change the assignments, so they are still new...
- It will be better...but probably not perfect
- It will be hard work...hopefully not insane.

Tools

Are complex

nn ESE532 Fall 2017 -- DeHon

n ESE532 Fall 2017 -- DeHon

- Will be challenging, but good for you to build confidence can understand and master
- Tool runtimes can be long
- Learning and sharing experience will be part of assignments
 - Bonus points for tutorials

25

Relation to ESE532

- **534**Deep into design space
- and continuumHow to build compute,
- interconnect, memory
- AnalysisFundamentals
- Theory
- Why X better than Y
- More relevant substrate
- designersBoth Real-Time and Best-
- effort
- in ESE532 Fall 2017 -- DeHon

532 – System-on-a-Chip Architecture

- New course
- Probably 30% overlapBroader (all CMPE)
- HW/SW codesign
- More Hands-on
 - Code in C
 - Map to Zynq
- Accelerate an application
- More relevant to (P)SoC user
- Real-time focus 26

Distinction CIS240, 371, 501 ESE532 · Best Effort Computing · Hardware-Software codesign Run as fast as you can - Willing to recompile, maybe Binary compatible rewrite code ISA separation - Define/refine hardware · Shared memory Real-Time parallelism - Guarantee meet deadline Non shared-memory models 27

































































Policies

- · Canvas turn-in of assignments
- No handwritten work
- Due on time (3 free late days total)
- · Collaboration
- Tools allowed
- Designs limited to project teams as specified on assignments

62

· See web page



