

ESE532: System-on-a-Chip Architecture

Day 23: November 20, 2017
Defect Tolerance



Today

- Reliability Challenges
- Defect Tolerance
 - Memories
 - Interconnect
 - FPGA
- FPGA Variation and Energy

Message

- At small feature sizes, not viable to demand perfect fabrication of billions of transistors on a chip
- Modern ICs are like snowflakes
 - Everyone is different, changes over time
- Reconfiguration allows repair
 - Finer grain → higher defect rates
 - Tolerate variation → lower energy

Intel Xeon Phi Offerings

Part #	Cores
7290F	72
7250F	68
7230F	64

<http://www.intel.com/content/www/us/en/products/processors/xeon-phi/xeon-phi-processors.html>

Intel Xeon Phi Offerings

Part #	Cores
7290F	72
7250F	68
7230F	64

Is Intel producing 3 separate chips?

Preclass 1 and Intel Xeon Phi Offerings

Part #	Cores
7290F	72
7250F	68
7230F	64

Cost ratio between 72 and 64 processor
assuming fixed mm² per core?

Intel Xeon Phi Pricing

CHOOSE YOUR OPTIMIZATION POINT

	CORES	GHZ	MEMORY	FABRIC	DDR4	POWER ²	RECOMMENDED CUSTOMER PRICING
7290¹ Best Performance/Node	72	1.5	16GB 7.2 GT/s	Yes	384GB 2400 MHz	245W	\$6254
7250 Best Performance/Watt	68	1.4	16GB 7.2 GT/s	Yes	384GB 2400 MHz	215W	\$4876
7230 Best Memory Bandwidth/Core	64	1.3	16GB 7.2 GT/s	Yes	384GB 2400 MHz	215W	\$3710
7210 Best Value	64	1.3	16GB 6.4 GT/s	Yes	384GB 2133 MHz	215W	\$2438


Available beginning in September. ¹ Plus 10% for integrated cache. ² Based on power in full path within a server rack. Also available in 2.5U for integrated cache, versions of these parts. Recommended parts published in October.

Penn ESE532 Fall 2017 -- DeHon

7

Intel Knights Landing

Knights Landing Overview




<https://www.nextplatform.com/2016/06/20/intel-knights-landing-yields-big-bang-buck-jump/>

Penn ESE532 Fall 2017 -- DeHon

[Intel, Micro 2016]

Knights Landing Xeon Phi



Penn ESE532 Fall 2017 -- DeHon

[Intel, Micro 2016]

9

What's happening?

- Fabricated chip has 76 cores
- Not expect all to work
- Selling based on functional cores
 - 72, 68, 64
- Charge premium for high core counts
 - Don't yield as often, people pay more
- **Do see design to accommodate defects**

<https://www.nextplatform.com/2016/08/22/intel-tweaking-xeon-phi-deep-learning/>

Penn ESE532 Fall 2017 -- DeHon

[Intel, Micro 2016]

10

Warmup Discussion

- Where else do we guard against defects today?
 - Where do we accept imperfection today?

Penn ESE532 Fall 2017 -- DeHon

11

Motivation: Probabilities

- Given:
 - N objects
 - P_g yield probability
- What's the probability for yield of composite system of N items? [Preclass 2]
 - Assume iid faults
 - $P(N \text{ items good}) = (P_g)^N$

Penn ESE532 Fall 2017 -- DeHon

12

Probabilities

- $P_{\text{all_good}}(N) = (P_g)^N$
- $P = 0.999999$

N	$P_{\text{all_good}}(N)$
10^4	
10^5	
10^6	
10^7	

Penn ESE532 Fall 2017 -- DeHon

13


Simple Implications

- As N gets large
 - must either increase reliability
 - ...or start tolerating failures
 - N
 - memory bits
 - disk sectors
 - wires
 - transmitted data bits
 - processors
 - transistors
 - molecules
- As devices get **smaller**, failure rates increase
chemists think $P=0.95$ is good
- As devices get **faster**, failure rate increases

Penn ESE532 Fall 2017 -- DeHon

14

Failure Rate Increases



Penn ESE532 Fall 2017 -- DeHon

[Nassif / DATE 2010]

15

Quality Required for Perfection?


- How high must P_g be to achieve 90% yield on a collection of 10^{11} devices?

[preclass 4]

Penn ESE532 Fall 2017 -- DeHon

16

Failure Rate Increases




Penn ESE532 Fall 2017 -- DeHon

[Nassif / DATE 2010]

17

Challenge

- Feature size scales down (S)
- Capacity (area) \rightarrow increases ($1/S^2$)
 - N increase
- Reliability per device goes down
 - P_g decrease
- $P(N \text{ items good}) = (P_g)^N$



Penn ESE532 Fall 2017 -- DeHon

18

Defining Problems

Three Problems

- 1. Defects:** Manufacturing imperfection
 - Occur before operation; persistent
 - Shorts, breaks, bad contact
- 2. Transient Faults:**
 - Occur during operation; transient
 - node X value flips: crosstalk, ionizing particles, bad timing, tunneling, thermal noise
- 3. Lifetime “wear” defects**
 - Parts become bad during operational lifetime
 - Fatigue, electromigration, burnout....
 - ...slower
 - NBTI, Hot Carrier Injection

In a Nut-shell...

Shekhar Bokar
Intel Fellow
Micro37 (Dec 2004)



- 100 BT integration capacity
- 20 BT unusable (variations)
- 10 BT will fail over time
- Intermittent failures

Yet, deliver high performance in the power & cost envelope

Defect Rate

- Device with 10^{11} elements (100BT)
- 3 year lifetime = 10^8 seconds
- Accumulating up to 10% defects
- 10^{10} defects in 10^8 seconds
 - 1 new defect every 10ms
- At 10GHz operation:
 - One new defect every 10^8 cycles
 - $P_{\text{newdefect}} = 10^{-19}$

First Step to Recover

Admit you have a problem
(observe that there is a failure)

Detection

- How do we determine if something wrong?
 - Some things easy
 -won't start
 - Others tricky
 - ...one **and** gate computes False & True → True
- Observability
 - can see effect of problem
 - some way of telling if defect/fault present

Detection

- Coding
 - space of legal values \ll space of all values
 - should only see legal
 - e.g. parity, ECC (Error Correcting Codes)
- Explicit test (defects, recurring faults)
 - ATPG = Automatic Test Pattern Generation
 - Signature/BIST=Built-In Self-Test
 - POST = Power On Self-Test
- Direct/special access
 - test ports, scan paths

Penn ESE532 Fall 2017 -- DeHon

25

Coping with defects/faults?

- **Key idea:** **redundancy**
- Detection:
 - Use redundancy to detect error
- Mitigating: use redundant hardware
 - Use spare elements in place of faulty elements (defects)
 - Compute multiple times so can discard faulty result (faults)

Penn ESE532 Fall 2017 -- DeHon

26

Defect Tolerance

Penn ESE532 Fall 2017 -- DeHon

27

Three Problems

1. **Defects:** Manufacturing imperfection
 - Occur before operation; persistent
 - Shorts, breaks, bad contact
2. **Transient Faults:**
 - Occur during operation; transient
 - node X value flips: crosstalk, ionizing particles, bad timing, tunneling, thermal noise
3. **Lifetime “wear” defects**
 - Parts become bad during operational lifetime
 - Fatigue, electromigration, burnout....
 - ...slower
 - NBTI, Hot Carrier Injection

Penn ESE532 Fall 2017 -- DeHon

28

Two Models

- Disk Drives (defect map)
- Memory Chips (perfect chip)

Penn ESE532 Fall 2017 -- DeHon

29

Disk Drives

- Expose defects to software
 - software model expects defects
 - Create table of good (bad) sectors
 - manages by masking out in software
 - (at the OS level)
 - Never allocate a bad sector to a task or file
 - yielded capacity varies

Penn ESE532 Fall 2017 -- DeHon

30


Memory Chips

- Provide model in **hardware** of perfect chip
- Model of perfect memory at capacity X
- Use redundancy in hardware to provide perfect model
- Yielded capacity fixed
 - discard part if not achieve

Example: Memory

- Correct memory:
 - N slots
 - each slot reliably stores last value written
- Millions, billions, etc. of bits...
 - have to get them all right?

Failure Rate Increases




Memory Defect Tolerance

- Idea:
 - few bits may fail
 - provide more raw bits
 - configure so yield what looks like a perfect memory of specified size

Memory Techniques

- Row Redundancy
- Column Redundancy
- Bank Redundancy



Yield M of N

- Preclass 5: Probability of yielding 3 of 5 things?
 - Symbolic?
 - Numerical for $P_g=0.9$?

Possible Yield of 76 cores@ P=0.9

Processors Yield	Prob Exact	Prob at least
76	0.001	0.001
75	0.004	0.005
74	0.016	0.020
73	0.041	0.061
72	0.079	0.140
71	0.119	0.259
70	0.148	0.407
69	0.156	0.562
68	0.141	0.704
67	0.112	0.816
66	0.079	0.895
65	0.050	0.945
64	0.028	0.973

Penn ESE532 Fall 2017 -- DeHon

37

Possible Yield of 76 cores@ P=0.9

Processors Yield	Prob at least
76	0.001
75	0.005
74	0.020
73	0.061
72	0.140
71	0.259
70	0.407
69	0.562
68	0.704
67	0.816
66	0.895
65	0.945
64	0.973

Out of 100 chips,
how many?

Sell with 72:
Sell with 68:
Sell with 64:
Discard:

Penn ESE532 Fall 2017 -- DeHon

38

Intel Xeon Phi Pricing

	CORES	GHZ	MEMORY	FABRIC	DDR4	POWER ²	RECOMMENDED CUSTOMER PRICING ³
7290¹ Best Performance/Node	72	1.5	16GB 7.2 GT/s	Yes	384GB 2400 MHz	245W	\$6254
7250 Best Performance/Watt	68	1.4	16GB 7.2 GT/s	Yes	384GB 2400 MHz	215W	\$4876
7230 Best Memory Bandwidth/Core	64	1.3	16GB 7.2 GT/s	Yes	384GB 2400 MHz	215W	\$3710
7210 Best Value	64	1.3	16GB 6.4 GT/s	Yes	384GB 2133 MHz	215W	\$2438

Penn ESE532 Fall 2017 -- DeHon

39

Repairable Area

- Not all area in a RAM is repairable
 - memory bits spare-able
 - io, power, ground, control not redundant

Penn ESE532 Fall 2017 -- DeHon

40

Repairable Area

- $P(\text{yield}) = P(\text{non-repair}) * P(\text{repair})$
- $P(\text{non-repair}) = P^{N_{nr}}$
 - $N_{nr} \ll N_{\text{total}}$
 - $P > P_{\text{repair}}$
 - e.g. use coarser feature size
 - Differential reliability
- $P(\text{repair}) \sim P(\text{yield M of N})$


Penn ESE532 Fall 2017 -- DeHon

41

Consider a Crossbar

- Allows us to connect any of N things to each other

- E.g.
 - N processors
 - N memories
 - N/2 processors
 - + N/2 memories




Penn ESE532 Fall 2017 -- DeHon

42

Crossbar Buses and Defects


- Two crossbar multibus
- Wires may fail
- Switches may fail
- How tolerate
 - Wire failures between crossbars?
 - Switch failures?



Penn ESE532 Fall 2017 -- DeHon

Crossbar Buses and Defects


- Two crossbars
- Wires may fail
- Switches may fail
- Provide more wires
 - Any wire fault avoidable
 - M choose N



Penn ESE532 Fall 2017 -- DeHon

Crossbar Buses and Defects

- Two crossbars
- Wires may fail
- Switches may fail
- Provide more wires
 - Any wire fault avoidable
 - M choose N




Penn ESE532 Fall 2017 -- DeHon

45

Crossbar Buses and Faults

- Two crossbars
- Wires may fail
- Switches may fail
- Provide more wires
 - Any wire fault avoidable
 - M choose N




Penn ESE532 Fall 2017 -- DeHon

46

Crossbar Buses and Faults

- Two crossbars
- Wires may fail
- Switches may fail
- Provide more wires
 - Any wire fault avoidable
 - M choose N
 - Same idea




Penn ESE532 Fall 2017 -- DeHon

47

Simple System

- P Processors
- M Memories
- Wires




Memory, Compute, Interconnect

Penn ESE532 Fall 2017 -- DeHon


Simple System w/ Spares

- P Processors
- M Memories
- Wires
- Provide spare
 - Processors
 - Memories
 - Wires




Simple System w/ Defects

- P Processors
- M Memories
- Wires
- Provide spare
 - Processors
 - Memories
 - Wires
- ...and defects




Simple System Repaired

- P Processors
- M Memories
- Wires
- Provide spare
 - Processors
 - Memories
 - Wires
- Use crossbar to switch together good processor and memories




Simple System Repaired

- What are the costs?
 - Area
 - Energy
 - Delay



In Practice

- Crossbars are inefficient
- Use switching networks with
 - Locality
 - Segmentation
- ...but basic idea for sparing is the same



FPGAs

Modern FPGA


- Has 10,000 to millions of LUTs
- Hundreds to thousands of
 - Memory banks
 - Multipliers
- Reconfigurable interconnect

Penn ESE532 Fall 2017 -- DeHon

55

XC7Z020

- 6-LUTs: 53,200
- DSP Blocks: 220
 - 18x25 multiply, 48b accumulate
- Block RAMs: 140
 - 36Kb
 - Dual port
 - Up to 72b wide



Penn ESE532 Fall 2017 -- DeHon

56

Modern FPGA

- Has 10,000 to millions of gates
- Hundreds to thousands of
 - Memory banks
 - Multipliers
- Reconfigurable interconnect
- If a few resources don't work
 - avoid them

Penn ESE532 Fall 2017 -- DeHon

57

Granularity

- How do transistors compare between 6-LUT and 64b processor core?
 - [qualitative or ballpark]
- Resources lost per transistor defect?
 - (assume all transistors must yield for LUT or processor to yield)

Penn ESE532 Fall 2017 -- DeHon

58

Granularity


- Consider two cases
 - Knight's Bridge with 72 64b processors
 - FPGA with 1 Million 6-LUTs
- 10 defects (bad transistors)
- How much capacity lost?
 - Knight's Bridge?
 - 1M 6-LUT FPGA?

Penn ESE532 Fall 2017 -- DeHon

59

Interconnect Defects

- Route around interconnect defects





Penn ESE532 Fall 2017 -- DeHon

60

Defect-Level Viable with FPGAs

- Fine-grained repair
- Avoiding routing defects
 - Tolerates >20% switch defects





Yield %

Defect Rate

Per-Chip Adaptive
One-Mapping-Fits-All
Perfect
Precomputed Alternatives

[Rubin/unpublished] 61


Penn ESE532 Fall 2017 – DeHon

FPGAs Variation and Energy (if time permits)

62


Penn ESE532 Fall 2017 – DeHon

Variation threatens E/Op reduction



Black nominal
Grey with variation

Min-Energy for multiplication (typically subthreshold)





[Bol et al., IEEE TR VLSI Sys 17(10):1508–1519] 63

Penn ESE532 Fall 2017 – DeHon

Driven by Tails

- High margins driven by uncommon tails
 - Most devices much better
- Large device count → sample further into tails






(a) $V_{dd} = 0.3V$ (b) $V_{dd} = 0.6V$


Mehta 2012: 22nm PTM LP – 10,000 samples

Penn ESE532 Fall 2017 – DeHon

Variation

- Modern ICs are like Snowflakes
 - Each one is different





DUK Delay Frequency

DUK Delay (ps)


- 0.9V μ 778.46, σ 60.414
- 1.0V μ 592.34, σ 39.19
- 1.1V μ 486.44, σ 28.37
- 1.2V μ 418.40, σ 22.5


[Gojman, FPGA2013] 65

Penn ESE532 Fall 2017 – DeHon

Driven by Tails

- Given high defect tolerance, what can I do with the devices in the tails?





(a) $V_{dd} = 0.3V$ (b) $V_{dd} = 0.6V$

Mehta 2012: 22nm PTM LP – 10,000 samples


Penn ESE532 Fall 2017 – DeHon

Variation Tolerance

- **Idea:** assign resources, post fabrication to compensate for variations
- **Opportunity:**
 - Balance fast paths and slow paths
 - Assign slow resources to non-critical paths
 - Avoid devices in uncommon tails
 - Scale voltage down more aggressively
- Fixed design limited to worst-case path
 - Must scale voltage up so path meets timing
- **Paradigm shift:** Component-specific mapping

Penn ESE532 Fall 2017 -- DeHon

Variation Challenge




- Use of high V_{th} resource forces high supply voltage (V_{dd}) to meet timing requirement
- Delay: CV/I and I goes as $(V_{dd}-V_{th})^2$

Penn ESE532 Fall 2017 -- DeHon

68

Component-Specific




- Avoid high V_{th} resource
- Allow lower supply voltage (V_{dd}) to meet timing requirement
- Delay: CV/I and I goes as $(V_{dd}-V_{th})^2$


Penn ESE532 Fall 2017 -- DeHon

69

Component-Specific Assignment




- Could come out other way
 - Best mapping unique to component



Penn ESE532 Fall 2017 -- DeHon

70

Knowledge Mapping and Voltage-Delay




Penn ESE532 Fall 2017 -- DeHon

[Giesen, FPGA 2017]

71







Energy vs. Delay



Penn ESE532 Fall 2017 -- DeHon

[Giesen, FPGA 2017]

72



Big Ideas

- At small feature sizes, not viable to demand perfect fabrication of billions of transistors on a chip
- Modern ICs are like snowflakes
 - Everyone is different, changes over time
- Reconfiguration allows repair
 - Finer grain → higher defect rates
 - Tolerate variation → lower energy

Admin

- No class Wednesday (11/22)
 - Because it's a virtual Friday
- Back on Monday (11/27)
- Next milestone due Friday after next (12/1)