ESE532: System-on-a-Chip Architecture

Day 26: December 4, 2017 Real Time Scheduling

Penn ESE532 Fall 2017 - DeHor



Today

Real Time

- · Synchronous Reactive Model
- Interrupts
 - Polling alternative
 - Timer?
- · Resource Scheduling Graphs

Penn ESE532 Fall 2017 -- DeHon

,

Message

- · Scheduling is key to real time
 - Analysis
 - Guarantees

enn ESE532 Fall 2017 - DeHon

Synchronous Circuit Model

- A simple synchronous circuit is a good "model" for real-time task
 - Run at fixed clock rate
 - Take input every cycle
 - Produce output every cycle
 - Complete computation between input and output
 - Designed to run at fixed-frequency
 - Critical path meets frequency requirement

Penn ESE532 Fall 2017 -- DeHon

1

Synchronous Reactive Model

- · Discipline for Real-Time tasks
- Embodies "synchronous circuit model"

Penn ESE532 Fall 2017 - DeHor

5

Synchronous Reactive

- There is a rate for interaction with external world (like the clock)
- Computation scheduled around these clock ticks (or time-slices)
 - Continuously running threads
 - Each thread performs action per tick
- · Inputs and outputs processed at this rate
- · Computation can "react" to events
 - Reactions finite and processed before next tick


Penn ESE532 Fall 2017 -- DeHon

Thread Form

while (1) { tick(); }

- tick() -- yields after doing its work
 - May be state machine
 - May change state and have different behavior based on state
 - May trigger actions to respond to events (inputs)

nn ESE532 Fall 2017 -- DeHon



Preclass 1

- Typical real-world interaction times?
 - Video frame output?
 - Video game input?
 - Anti-lock brakes, cruise-control?

Penn ESE532 Fall 2017 - DeHon

7 -- DeHon

Tick Rate

- Driven by application demands of external control
 - Control loop
 - · Robot, airplane, car, manufacturing plant
 - Video
 - Game with target response
 - Router with target packet latency

Penn ESE532 Fall 2017 -- DeHon

10

Tick Rate

- · Multiple rates
 - May need master tick as least-common multiple of set of interaction rates
 - ...and lower freq. events scheduled less frequently
 - E.g. 100Hz control loop at 33Hz video
 - Master at 10ms
 - Schedule video over 3 10ms time-slots
 - May force decompose into tasks fit into smaller time window since must schedule events at highest frequency.

events at highest frequency

11

Synchronous Reactive

- Ideal model
 - Per tick reaction (task processing) instantaneous
- Separate function from compute time
- · Separate function from technology
 - Feature size, processor mapped to
- Like synchronous circuit
 - If logic correct, works when run clock slow enough
 - Works functionally when change technology
- Then focus on reducing critical path
 SESS32 Fall 2017 DeHon

Timing and Function

- Why want to separate function from technology and timing?
- What happens when get faster (slower) processor?

enn ESE532 Fall 2017 - DeHon

Synchronous Reactive Timing

- · Once functional,
 - need to guarantee all tasks (in all states)
 - · Can complete in tick time-slot
 - · On particular target architecture
- Identify WCET (worst-case execution time)
 - Like critical path in FSM circuit
 - Time of task on processor target

Penn ESE532 Fall 2017 -- DeHon

13

1/

Preclass 2

• Time available to process objects?

```
tick() {
  for(i=0;i<MAX_OBJECTS;i++) {
    obj[i].inputs(); // see below
    obj[i].updatePositionState(); // 1,000 cycles
    obj[i].collide(); // 9,000 cycles
    obj[i].render(); // 1,000 cycles
  }
  updateScreen(); // takes 10 ms
}</pre>
```

Preclass 2

Preclass 2

 Maximum number of objects on single GHz processor?


Penn ESE532 Fall 2017 – DeHon


Synchronous Reactive Timing

- · Once functional,
 - need to guarantee all tasks (in all states) can complete in tick time-slot
 - On particular target architecture
- · Identify WCET
 - Like critical path in FSM circuit
 - Time of task on processor target
- · Schedule onto platform
 - Threads onto processor(s)

Penn ESE532 Fall 2017 -- DeHon

17





Synchronous Reactive Model

- · Discipline for Real-time tasks
- Embodies the "synchronous circuit model"
 - Master clock rate
 - Computation decomposed per clock
 - Functionality assuming instantaneous compute
 - On platform, guarantee runs fast enough to complete critical path at "clock" rate

nn ESE532 Fall 2017 – DeHon 21

Interrupts

Penn ESE532 Fall 2017 -- DeHon 22

Interrupt

- External event that redirects processor flow of control
- · Typically forces a thread switch
- · Common for I/O, Timers
 - Indicate a need for attention

enn ESE532 Fall 2017 – DeHon 23

Interrupts

• Why would we use interrupts for I/O?

Penn ESE532 Fall 2017 -- DeHon 24

Interrupts: Good

- · Allow processor to run some other work
- Infrequent, irregular task service with low response service latency
 - Low latency
 - Low throughput

Penn ESE532 Fall 2017 - DeHon

25

Interrupts: Bad

- · Time predictability
 - Real-time for computing tasks interrupted
- · Processor usage
 - Costs time to switch contexts
- · Concurrency management
 - Must deal with tasks executing nonatomically
 - · Interleave of interrupted service tasks
 - · Perhaps interleave of any task

Penn ESE532 Fall 2017 -- DeHon

26

Polling Discipline

- Alternate to I/O interrupts
- · Every I/O task is a thread
- Budget time and rate it needs to run
 - E.g. 10,000 cycles every 5ms
 - Likely tied to
 - Buffer sizes
 - · Response latency
- Schedule I/O threads as real-time tasks
 - Some can be DMA channels

enn ESE532 Fall 2017 - DeHon

27

29

IO Thread

while (1) { process_input(); }

• Like tick() -- yields after doing its work


Penn ESE532 Fall 2017 -- DeHon

20

Preclass 3

- Input at 100KB/s
- · 30ms time-slot window
- · Size of buffer?
- 100 cycles/byte, GHz processor runtime of service routine?
 - Fraction of processor capacity?

enn ESE532 Fall 2017 – DeHon



Timer Interrupts

· Why do we have timer interrupts in conventional operating systems? - E.g. in linux?

enn ESE532 Fall 2017 - DeHon

31

Timer Interrupts

- · Best effort tasks
 - Have no guarantee to finish in bounded
 - Timer interrupts necessary
 - · to allow other threads to run
 - · fairness
 - · to switch to real-time service tasks
- Need timer interrupts if need to share processor with real-time threads
 - Easier to segregate real-time and best-

effort threads onto different processors

32

Timer Interrupts

- · Bounded-time tasks
 - E.g. reactive tasks in real-time
 - Task has guarantee to release processor within time window
 - Not need timer interrupts to regain control from task
 - (Maybe use deadline operations [Day22] for timer)

nn ESE532 Fall 2017 -- DeHon

33

35

Greedy Strategy

- · Schedule real-time tasks
 - Scheduled based on worst-case, so may not use all time allocated
- · Run best-effort tasks at end of timeslice after complete real-time tasks
 - Timer-interrupt to recover processor in time for start of next scheduling time slot
- (adds complexity)

ESE532 Fall 2017 -- DeHon

34

Real-Time Tasks

- · Interrupts less attractive
 - More disruptive
- Scheduled polling better predictability
- · Fits with Synchronous Reactive Model

enn ESE532 Fall 2017 - DeHon

Resource Scheduling Graphs

Scheduling


- Useful to think about scheduling a processor by task usage
- Useful to budget and co-schedule required resources
 - Bus
 - Memory port
 - DMA channel


enn ESE532 Fall 2017 – DeHon

37

41


Simple Task Model · Task requires · Uses resources - Data to be - Bus/channel to transferred transfer data • (in and out) - Local storage state - Space in memory on - Computational accelerator cycles - Cycles on accelerator - (Result data to be transferred) Memory nn ESE532 Fall 2017 -- DeHon 38






Resource Schedule Graph • Extend as necessary to capture potentially limiting resources and usage – Regions in memories – Memory ports – I/O channels

enn ESE532 Fall 2017 - DeHon





Approach

- Ideal/initial look at processing requirements
 - Resource bound on processing
- Look for bottlenecks / limits with Resource Bounds independently
 - Add buses, memories, etc.
- Plan/schedule with Resource Schedule Graph

Penn ESE532 Fall 2017 -- DeHon

44

Preclass 4a

- · Resource Bound
 - Data movement over bus?
 - Compute on 2 processors?
 - Compute on 2 processors when processor must wait while local memory is written?

Γ	ask	Data Needed (Bytes)	Compute Cycles	(Data+Compute work)
	A	1600	1600	
	В	200	600	
	С	800	3200	
	D	200	600	
	E	400	400	
nn ESE	532 Fall	2017 DeHon		4.5

Preclass 4b Schedule

· Processor wait for data load

	200 cycle intervals 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 3:																														
	01	020	03 04	105	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
Processor 1		П	T	Т									Г	Г	Г	Г	Г		Г	Г				Г		Г	Г		П	П	П
Processor 2		П		П																									П	П	
Bus		П		Т																									П	П	٦
																															_
Penn ESE532 Fall 2017 DeHon													4	6																	

Double Buffering

- Common trick to overlap compute and communication
- Reserve two buffers input (output)
- · Alternate buffer use for input
- Producer fills one buffer while consumer working from the other
- · Swap between tasks
- · Trade memory for concurrency

renn ESE532 Fall 2017 – DeHon 47

Preclass 4c Schedule

• Double Buffer

| 200 cycle intervals | 200 cycle intervals

Resource Schedule Graphs

- Useful to plan/visualize resource sharing and bottlenecks in SoC
- · Supports scheduling
- · Necessary for real-time scheduling

Penn ESE532 Fall 2017 - DeHon

49

Big Ideas:

- · Scheduling is key to real time
 - Analysis, Guarantees
- Synchronous reactive
 - Scheduling worst-case tasks "reactions" into master time-slice matching rate
- Schedule I/O with polling threads
 - Avoid interrupts
- Schedule dependent resources
 - Buses, memory ports, memory regions...

Penn ESE532 Fall 2017 -- DeHon

50

Admin

- · Reading for Wednesday on web
- Project Due Friday

enn ESE532 Fall 2017 - DeHon