


## Today

- **Dataflow Process Model**
- Motivation
- Issues

nn ESE532 Fall 2017 -- DeHon

- Abstraction
- Basic Approach
- · Dataflow variants
- · Motivations/demands for variants

2




- Expression can be agnostic to substrate
  - Abstract out implementation details
  - Tolerate variable delays may arise in implementation
- Divide-and-conquer


n ESE532 Fall 2017 -- DeHon


- Start with coarse-grain streaming dataflow


3

 Basis for performance optimization and parallelism exploitation











## **FIFO**


- First In First Out
- · Delivers inputs to outputs in order
- Data presence
  - Consumer knows when data available
- Back Pressure - Producer knows when at capacity · Typically stalls
- · Decouples producer and consumer - Hardware: maybe even different clocks

8

ESE532 Fall 2017 -- DeHon










• Determinism – for the same inputs, do we get the same outputs? 11


nn ESE532 Fall 2017 -- DeHon




















## **Dataflow Process Network**

- · Collection of Operators
- · Connected by Streams
- · Communicating with Data Tokens












 Can fire any (all) operations with inputs available at any point in time


23











		50	n P			JII I	J
(intel)	CHOOSE	YOUR	OPTIMI	ZATIO	N POIN	IT	
XEON PHI inside					RECOMMENDED		
Inside the second secon	CORES		MEMORY	FABRIC	DDR4	POWER <sup>2</sup>	CUSTOMER Pricing <sup>3</sup>
7290 <sup>1</sup> Best Performance/Node	72	1.5	16GB 7.2 GT/s	Yes	384GB 2400 MHz	245W	\$6254
7250 Best Performance/Watt	68	1.4	16GB 7.2 GT/s	Yes	384GB 2400 MHz	215W	\$4876
7230 Best Memory Bandwidth/Co	64	1.3	16GB 7.2 GT/s	Yes	384GB 2400 MHz	215W	\$3710
7210	64	1.3	16GB	Yes	384GB	215W	\$2438













































Proce	ess Netv	vork Ro	undup
Model	Deterministic Result	Deterministic Timing	Turing Complete
SDF+fixed-delay operators	Y	Y	N
SDF+variable delay operators	Y	N	Ν
DDF blocking	Y	N	Y
DDF non- blocking	N	N	Y
enn ESE532 Spring 2017 E	DeHon		47




 Can fire any (all) operations with inputs available at any point in time











Proce	ess Netv	work Ro	undup
Model	Deterministic Result	Deterministic Timing	Turing Complete
SDF+fixed-delay operators	Y	Y	N
SDF+variable delay operators	Y	N	Ν
DDF blocking	Y	N	Y
DDF non- blocking	N	N	Y
nn ESE532 Spring 2017 D	leHon		53

















Process Network Roundup				
Deterministic Result	Deterministic Timing	Turing Complete		
Y	Y	N		
Y	Ν	N		
Y	N	Y		
N	Ν	Y		
		6		
	Deterministic Result Y Y Y	Deterministic Result Deterministic Timing   Y Y   Y N   Y N   Y N		

