## ESE532: <br> System-on-a-Chip Architecture

Day 10: October 3, 2018
High Level Synthesis (HLS)
C-to-gates
Maybe: C-for-gates
Penn

## Message

- C (or any programming language) specifies a computation
- Can describe spatial computation
- Underlying semantics is sequential
- Watch for unintended sequentialization
- Write C for spatial differently than you write C for processors


## Course "Hypothesis"

- C-to-gates synthesis mature enough to use to specify hardware
- Leverage fact everyone knows C
- (must, at least, know C to develop embedded code)
- Avoid taking time to teach Verilog or VHDL
- Or making Verilog a pre-req.
- Focus on teaching how to craft hardware
- Using the C already know
- ...may require thinking about the C differently


## Today

- Motivation
- Spatial Computations from C specification
- Variables and expression (skip?)
- Simple Conditionals
- Loops
- Functions
- Arrays
- Memories
- Complexities from C semantics


## Coding Accelerators

- Want to exploit FPGA logic on Zynq to accelerate computations
- Traditionally has meant develop accelerators in
- Hardware Description Language (HDL)
- E.g. Verilog $\rightarrow$ undergrads see in CIS371
- Directly in schematics
- Generator language (constructs logic)

Penn ESE532 Fall 2018 -- DeHon

## Discussion [open]

- Is it obvious we can write C to describe hardware?
- What parts of C translate naturally to hardware?
- What parts of C might be problematic?
- What parts of hardware design might be hard to describe in C?


## Three Perspectives

1. How express spatial/hardware computations in C

- May want to avoid some constructs in C

2. How express computations

- Hopefully agnostic to spatial vs. sequential

3. Given C code: how could we implement in spatial hardware

- Some corner cases and technicalities make tricky
$\qquad$


## Context

- C most useful for describing behavior of leaf operators

- C alone doesn't naturally capture task parallelism


## C Primitives <br> Arithmetic Operators

- Unary Minus (Negation) -a
- Addition (Sum) a + b
- Subtraction (Difference) a-b
- Multiplication (Product) a * b
- Division (Quotient) a/b
- Modulus (Remainder) a \% b

Things might have a hardware operator for...

## Advantage

- Use C for hardware and software
- Test out functionality entirely in software
- Debug code before put on hardware where harder to observe what's happening
- ...without spending time in place and route
- Explore hardware/software tradeoffs by targeting same code to either hardware or software


## Preclass F

- Ready for preclass f?
- Skip to preclass f


## C Primitives Bitwise Operators

- Bitwise Left Shift $\quad a \ll b$
- Bitwise Right Shift a>>b
- Bitwise One's Complement ~a
- Bitwise AND a \& b
- Bitwise OR a|b
- Bitwise XOR a^b

Things might have a hardware operator for...


## Expressions: combine operators

- $a^{*} x+b$
- $a^{*} x^{*} x+b^{*} x+c$
- $a^{*}(x+b)^{*} x+c$
- ((a+10)*b < 100)

A connected set of operators
$\rightarrow$ Graph of operators

Penn ESE532 Fall 2018 -- DeHon

## Straight-line code

- a sequence of assignments
- What does this mean?
$g=a * x$;
$\mathrm{h}=\mathrm{b}+\mathrm{g}$;
i=h*x; $\mathrm{j}=\mathrm{i}+\mathrm{c}$;



## C Assignment

- Basic assignment statement is:
Location = expression
- $f=a * x+b$



## Variable Reuse

- Variables (locations) define flow between computations
- Locations (variables) are reusable $\mathrm{t}=\mathrm{a}$ *;
$r=t^{*} x$;
$\mathrm{t}=\mathrm{b} *$;
$r=r+t ;$
$r=r+c$;
Penn ESE532 Fall 2018 -- DeHon


## Variable Reuse

- Variables (locations) define flow between computations
- Locations (variables) are reusable $\mathrm{t}=\mathrm{a}^{*} \mathrm{x}$; $\mathrm{t}=\mathrm{a}^{*} \mathrm{x}$;
$r=t^{*} x ; \quad r=t^{*} x ;$
$\mathrm{t}=\mathrm{b}^{*} \mathrm{x}$; $\quad \mathrm{t}=\mathrm{b}^{*} \mathrm{x}$;
$r=r+t ; \quad r=r+t ;$
$r=r+c ; \quad r=r+c$
- Sequential assignment semantics tell us which definition goes with which use.
- Use gets most recent preceding definition.


## Dataflow Height

- t=a*x; t=a*x;
$r=t^{*} x ; \quad r=t^{*} x ;$
$t=b^{*} x ; \quad t=b^{*} x$;
$r=r+t ; \quad r=r+t ;$
$r=r+c ; \quad r=r+c ;$
- Height (delay) of DF graph may be less than \# sequential instructions.


## Dataflow

- Can turn sequential assignments into dataflow graph through def $\rightarrow$ use connections $\mathrm{t}=\mathrm{a}^{*} \mathrm{x} ; \quad \mathrm{t}=\mathrm{a}^{*} \mathrm{x}$;
$r=t^{*} x ; \quad r=t^{*} x ;$
$t=b^{*} x ; \quad t=b^{*} x$;
$r=r+t ; \quad r=r+t ;$
$r=r+c ; \quad r=r+c ;$
Penn ESE532 Fall 2018 - DeHon

| Lecture Checkpoint |  |
| :---: | :---: |
| - Happy with? <br> - Straight-line code | ```int f(int a, int b) { int t, c, d;``` |
| - Variables | $\mathrm{a}=\mathrm{a} \&(0 \mathrm{x} 0 \mathrm{f})$; |
|  | $\mathrm{b}=\mathrm{b} \&(0 \mathrm{x} 0 \mathrm{f})$; $\mathrm{t}=\mathrm{b}+3 ;$ |
|  | $\mathrm{c}=\mathrm{a}^{\wedge}$ ¢ ; |
|  | $\mathrm{t}=\mathrm{a}-2$; |
|  | $\mathrm{d}=\mathrm{b}^{\wedge} \mathrm{t}$; |
|  | return(d) ; |
| ESE532 Fall 2018 - Defton $\}$ |  |

## Optimizations can probably expect compiler to do

- Constant propagation: $a=10 ; b=c[a]$;
- Copy propagation: a=b; c=a+d; $\rightarrow \mathrm{c}=\mathrm{b}+\mathrm{d}$;
- Constant folding: c[10*10+4]; $\rightarrow \mathrm{c}[104]$;
- Identity Simplification: c=1*a+0; $\rightarrow \mathrm{c}=\mathrm{a}$;
- Strength Reduction: c=b*2; $\rightarrow \mathrm{c}=\mathrm{b} \ll 1$;
- Dead code elimination
- Common Subexpression Elimination:
$-\mathrm{C}\left[\mathrm{x}^{*} 100+\mathrm{y}\right]=\mathrm{A}\left[\mathrm{x}^{*} 100+\mathrm{y}\right]+\mathrm{B}\left[\mathrm{x}^{*} 100+\mathrm{y}\right]$
$-t=x^{*} 100+y ; C[t]=A[t]+B[t] ;$
- Operator sizing: for (i=0; i<100; i++) b[ij=(a\&0xff+i);

Penn ESE532 Fall 2018 -- DeHon

| Conditionals |  |
| :---: | :---: |
| - What can we do for simple conditionals? |  |
| $\begin{aligned} & \text { if }(a<b) \\ & \text { res=b-a } \end{aligned}$ |  |
| Else res=a-b |  |
|  | 25 |



## Simple Control Flow

- If (cond) $\{$... \} else $\{$... $\}$
- Assignments become conditional
- In simplest cases (no memory ops), can treat as dataflow node



## Simple Conditionals

$\mathrm{v}=\mathrm{a}$;
if ( $b>a$ )
v=b;


- If not assigned, value flows from before assignment

Penn ESE532 Fall 2018 - DeHon

## Simple Conditionals


\{max=b;
$\mathrm{c}=0$; $\}$

- May (re)define many values on each branch.

Penn ESE532 Fall 2018 -- DeHon

## Preclass G

```
    int \(g\) (int \(a\), int \(b)\)
    \{
        int \(\mathrm{t}, \mathrm{c}, \mathrm{d}\);
        // same as above
        \(a=a \&(0 x 0 f)\);
        \(\mathrm{b}=\mathrm{b} \&(0 \mathrm{x} 0 \mathrm{f})\);
        \(\mathrm{t}=\mathrm{b}+3\);
    \(\mathrm{c}=\mathrm{a}^{\wedge} \mathrm{t}\);
    \(\mathrm{t}=\mathrm{a}-2\);
    \(d=b^{\wedge} t\);
    //added (not in f)
    if ( \(a<b\) )
        d=c;
    // end added
    return(d);
\}
```





## Treat as data flow

- Implement function as an operation
- Send arguments as input tokens
- Get result back as token

Functions provide potential division between substrates?

## Loops...

- From an express computation standpoint, have several roles
- Compact code
- Unbounded computation
- From describe hardware
- Compact expression of parallel hardware
- Express pipelines
- Express hardware/software tradeoff


## Stream

- For the moment assume way to read and write to streams:
- stream.read() - return next value on stream
- stream.write(val); put val onto stream


What describe?
int $\mathrm{c}=12$;
while(true)
\{
int aval=astream.read();
int bval=bstream.read();
int res=a*b+c;
resstream.write(res);
\}


## With function call, loop in function

```
int c=12;
int \(\mathrm{c}=12\)
```

while(true)
\{
int aval=astream.read();
sum=0;
sum=0;
while(true)
\{
int aval=astream.read();
for (i=0;i<32;i++) \{ sum $+=(0-(b \% 2))$ \& $a$; $\mathrm{b}=\mathrm{b} \gg 1$; $a=a \ll 1$;
\} int bval=bstream.read();
int res=multiply(a,b)+c;
resstream.write(res);
\}

Penn ESE532 Fall 2018 -- DeHon

## Compact Expression: Arrays

- Useful to be able to refer to different values (a large number of values) with the same code.
- Arrays + Loops: give us a way to do that
- Useful: general expression, hardware description

Penn ESE532 Fall 2018 - DeHon

## Compact Expression: Arrays+Logic

- Dot Product:
$-Y=a 3^{*} b 3 ; c 2=a 2^{*} b 2 ; c 1=a 1 * b 1 ; c 0=a 0 * b 0$;
$-Y=0 ;$ for $(i=0 ; i<3 ; i++) Y+=a[i] * b[i] ;$

Penn ESE532 Fall 2018 -- DeHon

## Foreshadowing: C Array Challenge

- C programmers think of arrays as memory (or memory as arrays)
- ... and sometimes we will want to
- Be careful understanding (and expressing) arrays that don't have to be memories
- ...and treated with memory semantics


## Compact Expression: <br> Arrays+Logic

- Vector sum:
$-c 3=a 3+b 3 ; c 2=a 2+b 2 ; c 1=a 1+b 1 ; c 0=a 0+b 0$;
$-\operatorname{for}(i=0 ; i<3 ; i++) c[i]=a[i]+b[i]$;
- Chose small length to fit non-array on slide
- \#define K 16
$-\operatorname{for}(i=0 ; i<K ; i++) c[i]=a[i]+b[i]$;


## Compact Expression: Arrays+Logic

- Vector sum:
$-c 3=a 3+b 3 ; c 2=a 2+b 2 ; c 1=a 1+b 1 ; c 0=a 0+b 0$;
- for (i=0;i<3;i++) c[i]=a[i]+b[i];
- These array elements may be nodes in dataflow graph, just like the variables we saw for function $f$
- Express large dataflow graphs
- Make area-time choices for implementation

Penn ESE532 Fall 2018 - DeHon

## Loop Interpretations

-What does a loop describe?

- Sequential behavior [when to execute]
- Spatial construction [when create HW]
- Data Parallelism [sameness of compute]
- We will want to use for all 3
- Sometimes need to help the compiler understand which we want


## Loop Bounds

- Loops without constant bounds
while (sum+a[i]<100) \{ sum+=a[i];
b[i]=a[i]>>2;
i++; \}
- How many times loop execute?
- Typically force sequentialization
- Cannot unroll into hardware
- Bad for Real Time

Penn EsE532 Fal Gannot say how long they will run

## Loop Interpretations

-What does a loop describe?

- Sequential behavior [when execute]
- Spatial construction [when create HW]
- Data Parallelism [sameness of compute]
- We will want to use for all 3
- C allows expressive loops
- Some expressiveness
- Not compatible with spatial hardware construction
- Same ones typically not compatible with Real Time


## Arrays as Memory Banks

- Hardware expression: Sometimes we will want to describe computations with separate memory banks
int a[1024], b[1024],
c[1024];
for (i=0;i<1024;i++)
a[i]=bigmem[offset+i];
for (i=0;i<1024;i++)
c[i]=a[i]*b[i];


## Loop Increment

- Loops with variable increment also force sequentialization

$$
\text { for }(i=0 ; i<100 ; i+=f(i))
$$

\{ b[i]=a[i]; sum+=a[i]; \}

- What are values of I for which evaluate body?
- Also bad for Real Time


## Unroll

- Vivado HLS has pragmas for unrolling
- UG901: Vivado HLS User's Guide - P180-229 for optimization and directives
- \#pragma HLS UNROLL factor=...
- Use to control area-time points
- Use of loop for spatial vs. temporal description

Penn ESE532 Fall 2018 - DeHon

## Arrays as Memory Banks

- If single memory has only one port
- Can perform only one memory operation per cycle
- What happens if a, b, c all in bigmem? (II ?)
for (i=0;i<1024;i++)
c[i]=a[i]*b[i];


Penn ESE532 Fall 2018 -- DeHon


## Arrays as Inputs and Outputs

- Computational Expression: arrays are often a natural way of expression set of inputs and outputs
int $\mathrm{c}=12$;
while(true)
\{
int aval=astream.read(); int bval=bstream.read(); int res=a*b+c; resstream.write(res); \}
Penn ESE532 Fall 2018 -- DeHon
void op(int a[BLOCK], b[BLOCK], out[BLOCK]) \{
for ( $i=0$; $i<$ BLOCK; $i++$ ) \{ out[i]=a[i]*b[i]+c; \} \}


## Arrays as things to put in Memory Banks

- Computational expression: sometimes useful to express computation
- Then decide how to pack array state into memory banks for different
- Hardware availability
- Area-Time tradeoffs


56

## Arrays as Local Memory

- Hardware/Computational expression: natural way of describing local state
hist(int a[SIZE], out[EVENTS]) \{ int local[EVENTS]; for (i=0;i<EVENTS;i++) local[i]=0;
for (i=0;i<SIZE;i++) local[a[i]]++; for (i=0;i<EVENTS;i++) out[i]=local[i];
In ES $\boldsymbol{\xi}_{532}$ Fall 2018 - DeHon


## Challenge: C Memory Model

- One big linear address space of locations
- Assumes all arrays live in same memory
- Assumes arrays may overlap?


Penn ESE532 Fall 2018 -- DeHon 61

## Example

- Assume a, b live in same memory
- Placed in sequence as shown
- What happens when
int a[16];
int b[16];
- Write to a[17]
- Read from b[-2]


Penn ESE532 Fall 2018 -- DeHon

## C Memory/Pointer Sequentialization

- Must preserve ordering of memory operations
- A read cannot be moved before write to memory which may redefine the location of the read
- Conservative: any write to memory
- Sophisticated analysis may allow us to prove independence of read and write
- Writes which may redefine the same location cannot be reordered


## Consequence

- Expressions and operations through variables (whose address is never taken) can be executed at any time - Just preserve the dataflow
- Memory assignments must execute in strict order
- Ideally: partial order
- Conservatively: strict sequential order of $C$


## Memory Operation Challenge

- Memory is just a set of location
- But memory expressions in C can refer to variable locations
- Does $A[i], B[j]$ refer to same location?
$-\mathrm{A}[f(\mathrm{i})], \mathrm{B}[\mathrm{g}(\mathrm{j})]$ ?


## C Memory/Pointer Sequentialization

- Must preserve ordering of memory operations
- A read cannot be moved before write to memory which may redefine the location of the read
- Writes which may redefine the same location cannot be reordered
- True for read/write to single array even if know arrays isolated
- So expression issue broader than C
$\qquad$


## Forcing Sequencing

- Demands we introduce some discipline for deciding when operations occur
- Could be a FSM
- Could be an explicit dataflow token
- Callahan (reading) uses control register
- Other uses for timing control
- Control
- Variable delay blocks
- Looping

Penn ESE532 Fall 2018 -- DeHon


## Mux Conversion and Memory

- What might go wrong if we muxconverted the following:
if (cond) $a[i]=0$;
else $\mathrm{b}[\mathrm{i}]=0$;

Penn ESES532 Fall 2018 - Dethon

## Hardware/Parallelism Challenge

- Can we give enough information to the compiler to
- allow it to reorder?
- allow to put in separate embedded memories (separate banks)?
- Is the compiler smart enough to exploit?


## Mux Conversion and Memory

- What might go wrong if we muxconverted the following:
if (cond)

$$
a[i]=0 ;
$$

else
b[i]=0;

- Don't want memory operations in nontaken branch to occur.

| Penn ESE532 Fall 2018 - DeHon | 71 |
| :--- | :--- |

## Mux Conversion and Memory

if (cond)
a[i]=0;
else
b[i]=0;
Don't want memory operations in non-taken branch to occur.

- Conclude: cannot mux-convert blocks with memory operations (without additional care)


## Conditions and Memory

```
if (cond)
```

$a[i]=0$;
else
b[i]=0;


Penn ESE532 Fall 2018 -- DeHon

## Dependence in Loops

```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[i-1];
```

If a value needed by one instance of the loop is written by another instance, can create cyclic dependence.
$\rightarrow$ limit parallelism (pipeline II)
$\qquad$


```
            Dependence Fixed/
            Predictable?
    for(i=0;i<K;i++)
        Y[i]=a[i]*Y[i-1]+Y[i-2];
    for(i=0;i<K;i++)
        Y[i]=a[i]*Y[b[i]];
```

If dependence data-dependent, forced to sequentialize.

## Dependence Fixed/ Predictable?

```
for(i=0;i<K;i++)
```

        \(Y[i]=a[i] * Y[i-1]+Y[i-2] ;\)
    for $(i=0 ; i<K ; i++)$
Y[i]=a[i]*Y[2*i+3];

If dependence linear, aggressive compliers may be able to resolve.
$\qquad$

## Memory Allocation?

- How support malloc() in hardware?

Penn ESE532 Fall 2018 -- DeHon

## Hardware Memory

- Typically small, fixed, local memory blocks - E.g. 36Kb BRAMs
- Reuse memory blocks
- Not allocate new blocks
- Cannot make data-dependent memory sized blocks
- Cannot hold arbitrary-sized data
- ...and processing on arbitrary-sized data not Real Time


## No malloc()

- Generally don't want to use malloc with
- Hardware Accelerated functions
- Real Time computations
- Vivado HLS won't let you use malloc()


## Pointer Passing

- What happens if we give accelerators access to common memory holding data for pointer, but
- There's only one port into memory
- Memory is 10 cycles away
- And there are 100 accelerators that may need access
- Memory can only handle one memory op per cycle
Penn ESE532 Fall 2018 - DeHon


## Use of malloc()

- Data-dependent object (array) size
- Data-dependent number of objects
- Processing data-dependent sizes or objects not consistent with Real Time
- For Real Time
- Statically allocate maximum size will need


## Pointer Passing

- What does it mean to pass a pointer into a function?
- What if accelerator doesn't have access to the memory holding the data pointed to by the pointer?


## Avoid Pointer Passing

- Tend to copy data into / move data among hardware accelerator memories rather than passing pointers.


## Big Ideas:

- C (any prog lang) specifies a computation
- Can describe spatial computation
- Has some capabilities that don't make sense in hardware
- Shared memory pool, malloc, recursion - Watch for unintended sequentialization
- C for spatial is coded differently from C for processor
- ...but can still run on processor
- Good for leaf functions (operations)


## Admin

- Reading for Monday on Web
- Xilinx HLS documents
- No homework due Friday (10/5)
- Enjoy Fall Break
- HW5 due next Friday (10/12)
- Return feedback
- Class in here at noon

