

ESE532: System-on-a-Chip Architecture

Day 11: October 8, 2017
Coding HLS for Accelerators



Penn ESE532 Fall 2018 -- DeHon

Previously

- We can describe computational operations in C
 - Primitive operations (add, sub, multiply, and, or)
 - Dataflow graphs primitives
 - To bit level
 - Conditionals and loops
 - Memory reads/writes
 - Function abstraction

2

Today

- Arrays and Memory Sequentialization (from last time)
- Pragmas in Vivado HLS C
- Controlling Memories in Vivado HLS C
- Time permitting
 - malloc, pointers, more dependencies

Penn ESE532 Fall 2018 -- DeHon

3

Message

- Can specify HW computation in C
- Vivado HLS gives control over how design mapped (area-time, streaming...)
- Code may need some care and stylization to feed data efficiently
- Read Design Productivity Guide (UG 1197)
 - C-based IP development
- Reference Vivado HLS Users Guide (902)
 - Design Optimization

Penn ESE532 Fall 2018 -- DeHon

4

Arrays and Memories

Penn ESE532 Fall 2018 -- DeHon

5

Arrays as Inputs and Outputs

- Computational Expression: arrays are often a natural way of expression set of inputs and outputs

```
int c=12;
while(true)
{
    int aval=astream.read();
    int bval=bstream.read();
    int res=a*b+c;
    resstream.write(res);
}

void op(int a[BLOCK], int
b[BLOCK], int out[BLOCK]) {
    for (i=0;i<BLOCK;i++)
    {
        out[i]=a[i]*b[i]+c;
    }
}
```

Penn ESE532 Fall 2018 -- DeHon

6

Arrays as Local Memory

- Hardware/Computational expression:
natural way of describing local state


```
hist(int a[SIZE], out[EVENTS]) {
    int local[EVENTS];
    for(i=0;i<EVENTS;i++)
        local[i]=0;
    for(i=0;i<SIZE;i++)
        local[a[i]]++;
    for(i=0;i<EVENTS;i++)
        out[i]=local[i];
```

Penn ESE532 Fall 2018 -- DeHon

7

C Memory Model

- One big linear address space of locations
- Most recent definition to location is value
- Sequential flow of statements




Penn ESE532 Fall 2018 -- DeHon

8

Challenge: C Memory Model

- One big linear address space of locations
- Assumes all arrays live in same memory
- Assumes arrays may overlap?




Penn ESE532 Fall 2018 -- DeHon

9

Example

- Assume a, b live in same memory
- Placed in sequence as shown
- What happens when
 - int a[16];
 - int b[16];
 - Write to a[17]
 - Read from b[-2]



Penn ESE532 Fall 2018 -- DeHon

10

Memory Operation Challenge

- Memory is just a set of location
- But **memory expressions** in C can refer to variable locations
 - Does A[i], B[j] refer to same location?
 - A[f(i)], B[g(j)] ?

Penn ESE532 Fall 2018 -- DeHon

11

C Memory/Pointer Sequentialization

- Must preserve ordering of memory operations
 - A read cannot be moved before write to memory which may redefine the location of the read
 - Conservative: any write to memory
 - Sophisticated analysis may allow us to prove independence of read and write
 - Writes which may redefine the same location cannot be reordered

Penn ESE532 Fall 2018 -- DeHon

12

C Memory/Pointer Sequentialization

- Must preserve ordering of memory operations
 - A read cannot be moved before write to memory which may redefine the location of the read
 - Writes which may redefine the same location cannot be reordered
- True for read/write to single array even if know arrays isolated
 - So expression issue broader than C

Penn ESE532 Fall 2018 -- DeHon

13

Consequence

- **Expressions and operations** through variables (whose address is never taken) can be executed at any time
 - Just preserve the dataflow
- **Memory assignments** must execute in strict order
 - Ideally: partial order
 - Conservatively: strict sequential order of C

Penn ESE532 Fall 2018 -- DeHon

14

More at end of lecture

- If time permits, more on Sequentialization and Dependencies

Penn ESE532 Fall 2018 -- DeHon

15

Vivado HLS Mapping Control

Penn ESE532 Fall 2018 -- DeHon

16

Preclass 2

- What dataflow graph does this describe?

```
while(true) {
    i=read_input();
    fA(i,t1);
    fB(t1,t2);
    fC(t2,out);
    write_output(out);
}
```

Penn ESE532 Fall 2018 -- DeHon

17

Vivado HLS Pragma DATAFLOW

- Enables streaming data between functions and loops
- Allows concurrent streaming execution
- Requires data be produced/consumed sequentially
 - i.e. can connect with fifo; not need reorder

Penn ESE532 Fall 2018 -- DeHon

18

Dataflow with Arrays

```
int i[100];
int t1[100],t2[100];
int out[100];
while(true) {
    read_input(i,100);
    fA(i,t1);
    fB(t1,t2);
    fC(t2,out);
    write_output(out,100);
}
```

Penn ESE532 Fall 2018 -- DeHon

19

Streamable

- Processes input and output in order

```
void fA (int in[100], int out[100])
{
    out[0]=in[0];
    for (int i=1;i<100;i++)
        out[i]=(in[i]+in[i-1])/2;
}
```

Penn ESE532 Fall 2018 -- DeHon

20

Cannot Stream Input

- Why?

```
void fB (int in[100], int out[100])
{
    for (int i=1;i<100;i++)
        out[i]=in[100-i];
}
```

Penn ESE532 Fall 2018 -- DeHon

21

Streamable?

- Can stream input?
- Can stream output?

```
void fC (int in[100], int out[100])
{
    for (int i=1;i<100;i++)
        out[i]=0;
    for (int i=1;i<100;i++)
        out[in[i]%100]++;
}
```

Penn ESE532 Fall 2018 -- DeHon

22

Vivado HLS Pragma DATAFLOW

- Enables streaming data between functions and loops
- Allows concurrent streaming execution
- Requires data be produced/consumed sequentially
 - i.e. can connect with fifo; not need reorder
- Useful to use stream data type between functions – communicates sequence
 - `hls::stream<TYPE>`

Penn ESE532 Fall 2018 -- DeHon

23

Streaming Operations

- Functions can have stream inputs and outputs
 - Must pass a pointers
`hls::stream<Type> &strm`
- Vivado HLS expressiveness to define hardware streaming operation pipelines



Penn ESE532 Fall 2018 -- DeHon

24

```


void stream_filter (
    hls::stream<uint16_t> &strm_out,
    hls::stream<uint16_t> &strm_in
)
{
    while(true) {
        yout=0;
        Input5=Input6;
        Input4=Input5;
        Input3=Input4;
        Input2=Input3;
        Input1=Input2;
        Input0=Input1;
        strm_in.read(Input0);
        Sum = Coefficients_0 * Input0 +
            Coefficients_1 * Input1 +
            Coefficients_2 * Input2 +
            Coefficients_3 * Input3 +
            Coefficients_4 * Input4 +
            Coefficients_5 * Input5 +
            Coefficients_6 * Input6;
        strm_out.write(Sum>>8);
    }
}

```

Penn ESE532 Fall 2018 -- DeHon

25

stream_filter Pipeline



Penn ESE532 Fall 2018 -- DeHon

26

Dataflow Streaming

- Works between loops, as well

Penn ESE532 Fall 2018 -- DeHon

27

Between Loops

```

int data_in[N],data_out[N*256];
hls::stream<int> ystream;
short val,res,copies;
int current;

#pragma HLS dataflow

for (i=0;i<N;i++) {
    pair=data_in[i];
    copies=(pair>>16)&0x0fff;
    val=pair&0x0ffff;
    for (j=0;j<copies;j++)
        ystream.write(val);
}

for (int i=0;i<N*256;i++)
{
    ystream.read(res);
    current=current+res;
    data_out[i]=current;
}

```

Penn ESE532 Fall 2018 -- DeHon

28

Vivado HLS Pragma PIPELINE

- Direct a function or loop to be pipelined
- Ideally start one loop or function body per cycle
 - Can control II

Penn ESE532 Fall 2018 -- DeHon

29

```

for (i=0;i<N;i++)
    yout=0;
#pragma HLS PIPELINE
for (j=0;j<K;j++)
    yout+=in[i+j]*w[j];
    y[i]=yout;

```

Which solution
from preclass 3?

Penn ESE532 Fall 2018 -- DeHon

30


Dataflow and pipelining

- Dataflow allows coarse-grained pipelining among loops and functions
- Pipeline causes loop bodies to be pipelined


Penn ESE532 Fall 2018 -- DeHon

31

Dataflow and Pipelining



- Cycles for top loop unpipelined?




```
for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}
```


```
for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}
```

32

Dataflow and Pipelining



- Cycles for top loop pipelined?




```
for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}

for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}
```


Penn ESE532 Fall 2018 -- DeHon

33

Dataflow and Pipelining



- Cycles for bottom loop unpipelined?




```
for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}
```


```
for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}
```

34

Dataflow and Pipelining



- Cycles for bottom loop pipelined?



```
for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}


for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}
```

Penn ESE532 Fall 2018 -- DeHon

35

Dataflow and Pipelining

- Composite time, no dataflow, no pipelining?




```
for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}
```

```
for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}
```

36

Dataflow and Pipelining

- Composite time dataflow only?



Penn ESE532 Fall 2018 -- DeHon

```
for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}
```

```
for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}
```

37

Dataflow and Pipelining

- Composite time pipelining only?




```
for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}
```

```
for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}
```

38

Dataflow and Pipelining

- Composite time dataflow and pipelining?



Penn ESE532 Fall 2018 -- DeHon


```
for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}
```

```
for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}
```


39

Compare Cases


No Dataflow



Dataflow



Unpipe



Pipe

40

Vivado HLS Pragma UNROLL

- Unroll loop into spatial hardware
 - Can control level of unrolling
- Any loops inside a pipelined loop gets unrolled by the PIPELINE directive

Penn ESE532 Fall 2018 -- DeHon

41

```
for (i=0;i<N;i++)
    yout=0;
#pragma HLS UNROLL
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    y[i]=yout;
```


Which solution
from preclass 3?

Penn ESE532 Fall 2018 -- DeHon

42

Dataflow, Unrolling, & Pipelining

- Cycles unroll K-loop, dataflow, pipeline?



Penn ESE532 Fall 2018 -- DeHon

43

```
for (i=0;i<N;i++) {
    yout=0;
    for (j=0;j<K;j++)
        yout+=in[i+j]*w[j];
    ystream.write(yout);
}
```

```
for (i=0;i<N;i++) {
    ystream.read(d);
    y1=max(d,y1);
    tmp=min(d,y1);
    y2=max(tmp,y2);
    tmp=min(tmp,y2);
    y3=max(tmp,y3);
}
```

Unroll

- Can perform partial unrolling
- #pragma HLS UNROLL factor=...
- Use to control area-time points
 - Use of loop for spatial vs. temporal description

Penn ESE532 Fall 2018 -- DeHon

44

Vivado HLS Pragma INLINE

- Collapse function body into caller
 - Eliminates interface code
 - Allows optimization of inline code
- Recursive option to inline a hierarchy
 - Maybe useful when explore granularity of accelerator

Penn ESE532 Fall 2018 -- DeHon

45

Zynq BRAM

- 36Kb of memory
 - Configurable width up to 72b
 - 512x72 or ... 32Kx1
 - Dual port
- Can be operated as 2x18Kb memory banks
 - Configurable width up to 36b
 - 512x36 or ... 16Kx1
 - Each memory dual port
- Xilinx UG473, 7 Series FPGAs Memory Resources User Guide

Penn ESE532 Fall 2018 -- DeHon

46

Vivado HLS Pragma ARRAY_PARTITION

- Spread out array over multiple BRAMs
 - By default placed in single BRAM
 - At most 2 ports
 - Use to remove memory bottleneck that prevents pipelining (limits II)

Penn ESE532 Fall 2018 -- DeHon

47

Memory Bottleneck Example

```
#include "bottleneck.h"

dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;
    int i;

    SUM_LOOP: for(i=3;i<N;i+=4)
#pragma HLS PIPELINE
        sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];

    return sum;
}
```


What problem if put mem in single BRAM?

Penn ESE532 Fall 2018 -- DeHon

Xilinx UG1197 (2017.1) p. 50

48

Array Partition



Penn ESE532 Fall 2018 -- DeHon Xilinx UG902 p. 195 (145 in 2017.1 version) 49

Array Partition Example

```
#pragma ARRAY_PARTITION variable=mem cyclic factor=4

#include "bottleneck.h"

dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;
    int i;

    SUM_LOOP: for(i=3;i<N;i=i+4)
#pragma HLS PIPELINE
        sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];

    return sum;
}
```

Xilinx UG902 p. 91


50

Vivado HLS Pragma ARRAY_reshape

- Pack data into BRAM to improve access (reduce BRAMs)
 - May provide similar benefit to partitioning without using more BRAMs

Penn ESE532 Fall 2018 -- DeHon

51



Penn ESE532 Xilinx UG902 (2017.1) p. 173

52

```
#include "bottleneck.h"

dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;
    int i;

    SUM_LOOP: for(i=3;i<N;i=i+4)
#pragma HLS PIPELINE
    sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];

    return sum;
}
```

How fix if din_t is 16b?

Penn ESE532 Fall 2018 -- DeHon

Xilinx UG902 p. 91

53

Array Reshape Example

```
#pragma ARRAY_reshape variable=mem cyclic factor=4 dim=1
(if din_t 16b)

#include "bottleneck.h"

dout_t bottleneck(din_t mem[N]) {
    dout_t sum=0;
    int i;

    SUM_LOOP: for(i=3;i<N;i=i+4)
#pragma HLS PIPELINE
    sum += mem[i] + mem[i-1] + mem[i-2] + mem[i-3];

    return sum;
}
```

Xilinx UG902 p. 91

54

HLS Pragma Summary

- pragmas allow us to control hardware mapping
 - How interpret loops (spatial hw vs. temporal)
 - Turn area-time knobs
 - Specify how arrays get mapped to memories
- Could have rewritten code by hand
 - Unroll, separate arrays...
 - Pragmas automate; we just need to provide instruction

Penn ESE532 Fall 2018 -- DeHon

55

Memory Allocation

Penn ESE532 Fall 2018 -- DeHon

56

Memory Allocation?

- How support malloc() in hardware?

Penn ESE532 Fall 2018 -- DeHon

57

Hardware Memory

- Typically small, fixed, local memory blocks
 - E.g. 36Kb BRAMs
- Reuse memory blocks
 - Not allocate new blocks
 - Cannot make data-dependent memory sized blocks
 - Cannot hold arbitrary-sized data
 - ...and processing on arbitrary-sized data not Real Time

Penn ESE532 Fall 2018 -- DeHon

58

Demand for malloc()

- Data-dependent object (array) size
- Data-dependent number of objects
- Processing data-dependent sizes or objects not consistent with Real Time
- For Real Time
 - Statically allocate maximum size will need

Penn ESE532 Fall 2018 -- DeHon

59

No malloc()

- Generally don't want to use malloc with
 - Hardware Accelerated functions
 - Real Time computations
- Vivado HLS won't let you use malloc()

Penn ESE532 Fall 2018 -- DeHon

60

Pointer Passing

Penn ESE532 Fall 2018 -- DeHon

61

Pointer Passing


- What does it mean to pass a pointer into a function?

Penn ESE532 Fall 2018 -- DeHon

62

Pointer Passing

- What if accelerator doesn't have access to the memory holding the data pointed to by the pointer?




63

Pointer Passing

What happens if we give accelerators access to common memory holding data for pointer, but

- There's only one port into memory
- Memory is 10 cycles away
- And there are 100 accelerators that may need access
- Memory can only handle one memory op per cycle



64

Avoid Pointer Passing

- Tend to copy data into / move data among hardware accelerator memories rather than passing pointers.

Penn ESE532 Fall 2018 -- DeHon

65

Memory Sequentialization and Data Dependencies

(unlikely to cover in class;
Review on own)

Penn ESE532 Fall 2018 -- DeHon

66

C Memory Consequence

- **Expressions and operations** through variables (whose address is never taken) can be executed at any time
 - Just preserve the dataflow
- **Memory assignments** must execute in strict order
 - Ideally: partial order
 - Conservatively: strict sequential order of C

Penn ESE532 Fall 2018 -- DeHon

67


Forcing Sequencing

- Demands we introduce some discipline for deciding when operations occur
 - Could be a FSM
 - Could be an explicit dataflow token
 - Callahan (reading) uses control register
- Other uses for timing control
 - Control
 - Variable delay blocks
 - Looping

Penn ESE532 Fall 2018 -- DeHon

68

Scheduled Memory Operations



Source: Callahan

Penn ESE532 Fall 2018 -- DeHon

59

Hardware/Parallelism Challenge

- Can we give enough information to the compiler to
 - allow it to reorder?
 - allow to put in separate embedded memories (separate banks)?
- Is the compiler smart enough to exploit?

Penn ESE532 Fall 2018 -- DeHon

70

Mux Conversion and Memory

- What might go wrong if we mux-converted the following:

```
if (cond)
    a[i]=0;
else
    b[i]=0;
```

Penn ESE532 Fall 2018 -- DeHon

71

Mux Conversion and Memory

- What might go wrong if we mux-converted the following:

```
if (cond)
    a[i]=0;
else
    b[i]=0;
```

- Don't want memory operations in non-taken branch to occur.

Penn ESE532 Fall 2018 -- DeHon

72

Mux Conversion and Memory

```
if (cond)
    a[i]=0;
else
    b[i]=0;
Don't want memory operations in non-taken
branch to occur.
```


- **Conclude:** cannot mux-convert blocks with memory operations (without additional care)

Penn ESE532 Fall 2018 -- DeHon

73

Conditions and Memory

```
if (cond)
    a[i]=0;
else
    b[i]=0;
```



Penn ESE532 Fall 2018 -- DeHon

74

Dependence in Loops

```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[i-1];
```

If a value needed by one instance of the loop is written by another instance, can create cyclic dependence.


→ limit parallelism (pipeline II)

Penn ESE532 Fall 2018 -- DeHon

75

Dependence in Loops

```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[i-1];
```



```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[i-2];
```

Dependence distance same as

registers in cycle.

76

Dependence Fixed/Predictable?

```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[i-1]+Y[i-2];

for(i=0;i<K;i++)
    Y[i]=a[i]*Y[b[i]];
```

If dependence data-dependent, forced to
sequentialize.

Penn ESE532 Fall 2018 -- DeHon

77

Dependence Fixed/Predictable?

```
for(i=0;i<K;i++)
    Y[i]=a[i]*Y[i-1]+Y[i-2];

for(i=0;i<K;i++)
    Y[i]=a[i]*Y[2*i+3];
```

If dependence linear, aggressive compilers
may be able to resolve.

Penn ESE532 Fall 2018 -- DeHon

78

Dependence Fixed/Predictable?

```
for(i=0;i<K;i++)  
    Y[i]=  
        a[i]*Y[ceil(sqrt(i)*sin(2i))];
```

If dependence too complicated, compiler not solve and will force sequential execution.

Penn ESE532 Fall 2018 -- DeHon

79

Big Ideas

- Can specify HW computation in C
- Create streaming operations
 - Run on processor or FPGA
- Vivado HLS gives control over how map to hardware
 - Area-time point

Penn ESE532 Fall 2018 -- DeHon

80

Admin

- Reading for Wednesday
 - on web
 - and Zynq book
- HW5 due Friday

Penn ESE532 Fall 2018 -- DeHon

81