

# ESE532: System-on-a-Chip Architecture


Day 19: November 5, 2018  
Software Pipelining



## Previously: VLIW [Day 14 ... before midterm]

- Very Long Instruction Word
- Set of operators
  - Parameterize number, distribution (X, +, sqrt...)
  - More operators → less time, more area
  - Fewer operators → more time, less area
- Memories for intermediate state
  - Also parameterize memories and how connected
- Memory for “long” instructions
- General framework for specializing to problem
- General way to tradeoff area and time

## VLIW



## Today

- Software Pipelining
- VLIW (as time permits)
  - Zero-Overhead Loops

## Message

- Pack computations more tightly by scheduling multiple loop instances (loop bodies for multiple indices) together
  - Exploiting pipelining of computation
  - $II < \text{latency bound}$

## Problem [Day 14]

- Low utilization of parallel functional units for a single loop body

	LD	LD	LD	ST	*	*	*	+	i	i	i	sqrt
0								<	&x	&y	&z	
1	X[i]	Y[i]	Z[i]									
2					x	y	z					
3								X+y				
4								+z				
5												sqrt
6				Res [i]					i			

## Unroll 4 [Day 14]

	LD	LD	LD	ST	*	*	*	+	+	i	i	i	sqr t
0										<	x0	y0	z0
1	x0	y0	z0								x1	y1	z1
2	x1	y1	z1		x0	y0	z0				x2	y2	z2
3	x2	y2	z2		x1	y1	z1	xy0			x3	y2	z3
4	x3	y2	z3		x2	y2	z2	xy1	+z 0				
5					x3	y2	z3	xy2	+z 1				0
6				0				xy3	+z 2				1
7				1					+z 3				2
8				2									3

Penn ESE532 Fall 2018 -- DeHon


7

## Observation: Pipeline

for (i=0;i<MAX;i++)

c+=a[i]\*b[i];

- When we pipeline we use all the resources
- But, we don't operate on a single loop body instance at a time
- We cannot hit II=1 for VLIW schedule of a single loop body because of path latency



Penn ESE532 Fall 2018 -- DeHon


8

## Preclass 1

for (i=0;i<MAX;i++)

c+=a[i]\*b[i];

- Pipeline not operate on a single loop body instance at a time
- Assume add is working on a[0]\*b[0] in same cycle,
  - What is a[i]\*b[i]?
  - What is lookup ld a[i], b[i]?



Penn ESE532 Fall 2018 -- DeHon

9

## Observation: Unroll

- Works like a pipeline
- Only works because overlap data among loop instances

	LD	LD	LD	ST	*	*	*	+	+	i	i	i	sqr t
0										<	x0	y0	z0
1	x0	y0	z0								x1	y1	z1
2	x1	y1	z1		x0	y0	z0				x2	y2	z2
3	x2	y2	z2		x1	y1	z1	xy0			x3	y3	z3
4	x3	y3	z3		x2	y2	z2	xy1	+z 0				
5					x3	y3	z3	xy2	+z 1				0
6				0				xy3	+z 2				1
7				1					+z 3				2

Penn ESE532 Fall 2018 -- DeHon

10

## Observation: Unroll

- Works like a pipeline
- If keep going, fill like pipeline...

	LD	LD	LD	ST	*	*	*	+	+	i	i	i	sqr t
0										<	x0	y0	z0
1	x0	y0	z0								x1	y1	z1
2	x1	y1	z1		x0	y0	z0				x2	y2	z2
3	x2	y2	z2		x1	y1	z1	xy0			x3	y3	z3
4	x3	y3	z3		x2	y2	z2	xy1	+z 0		x4	y4	z4
5	x4	y4	z4		x3	y3	z3	xy2	+z 1		x5	y5	z5
6	x5	y5	z5	0	x4	y4	z4	xy3	+z 2		x6	y6	z6
7	x6	y6	z6	1	x5	y5	z5	xy4	+z 3		x7	y7	z7

Penn ESE532 Fall 2018 -- DeHon


11

## Observation: Pipeline

for (i=0;i<MAX;i++)

c+=a[i]\*b[i];

- Pipeline not operate on a single loop body instance at a time
- II of pipeline is 1
  - What is latency bound for c+a[i]\*b[i] ?



Penn ESE532 Fall 2018 -- DeHon

12

## Observation

- To have  $II < \text{Latency Bound}$ 
  - (for a loop body)
- ...must spread one loop body calculation over multiple loop iterations

Penn ESE532 Fall 2018 -- DeHon

13

## Idea: Software Pipelining


- Schedule VLIW operators across multiple loop iterations
- Treat execution on operators as pipeline

Penn ESE532 Fall 2018 -- DeHon

14

## Pipeline

- Fully pipelined
  - Computation in a pipeline stage in a cycle, depends on output of a different stage on previous cycle
- What we compute in each cycle
  - is a set of pipeline stages
  - each operating on a different set of input data items




Penn ESE532 Fall 2018 -- DeHon

15

## Pipeline Rewrite

```
for (i=0; i<MAX; i++)
  c+=a[i]*b[i];
for (i=0; i<MAX; i++) {
  aptr++; bptr++;
  la=*aptr; lb=*bptr;
  prod=la*lb;
  c=c+prod;
}
```

Goal: each register compute based on value set previous cycle.



Penn ESE532 Fall 2018 -- DeHon

16


Rewrite body to match cycle of pipeline

## Pipeline Rewrite

```
for (i=0; i<MAX; i++)
  c+=a[i]*b[i];
for (i=0; i<MAX; i++) {
  aptr++; bptr++;
  la=*aptr; lb=*bptr;
  prod=la*lb;
  c=c+prod;
}
```

{ c=c+prod; ?? }

Goal: each register compute based on value set previous cycle.



Rewrite body to match cycle of pipeline


Penn ESE532 Fall 2018 -- DeHon

17

## Software Pipelined Version

```
for (i=0; i<MAX; i++)
  { c=c+prod; prod=la*lb; la=a[i]; lb=b[i]; }
```

- Use this to compact schedule



Penn ESE532 Fall 2018 -- DeHon

18

## Schedule Software Pipelined (Preclass 3)

How many cycles for preclass 2 schedule?

Cycle	Branch	ALU	ALU	Multiply	Ld/St
0					
1					
2					
3					
4					

Penn ESE532 Fall 2018 -- DeHon

19

## Schedule Software Pipelined (Preclass 3)

Cycle	Branch	ALU	ALU	Multiply	Ld/St
0	Bzneq	Add r8	Add r1	Mul r6	Ld r4
1		Add r4	Add r5		Ld r5
2	Br top	Sub r2			

Penn ESE532 Fall 2018 -- DeHon

20

## Prime Pipeline (as in ``Priming the Pump’’)

- For this body to work, will need to setup the steady state condition for the pipeline

```
for (i=2;i<MAX;i++)
  { c=c+prod; prod=la*lb; la=a[i]; lb=b[i];}
```

Penn ESE532 Fall 2018 -- DeHon

21

## Prefix

- What need to do to define the loop variables used in the pipeline?
  - prod?
  - la, lb?

```
for (i=2;i<MAX;i++)
  { c=c+prod; prod=la*lb; la=a[i]; lb=b[i];}
```

Penn ESE532 Fall 2018 -- DeHon

22

## With Prefix

```
prod=a[0]*b[0];
la=a[1]; lb=b[1];
for (i=2;i<MAX;i++)
  { c=c+prod; prod=la*lb; la=a[i]; lb=b[i];}
```

Penn ESE532 Fall 2018 -- DeHon

23

## Flush Pipeline

- For this body to work, will need to finish the pipeline

```
for (i=2;i<MAX;i++)
  { c=c+prod; prod=la*lb; la=a[i]; lb=b[i];}
```

- What need to do after loop?
  - Hint: what does c, prod, la, lb hold at loop exit?

Penn ESE532 Fall 2018 -- DeHon

24

## With Suffix

```
prod=a[0]*b[0];
la=a[1]; lb=b[1];
for (i=2;i<MAX;i++)
    { c=c+prod; prod=la*lb; la=a[i]; lb=b[i];}
c=c+prod;
c=c+la*lb;
```

## Full Software Pipelined Loop

```
prod=a[0]*b[0];
la=a[1]; lb=b[1];
for (i=2;i<MAX;i++)
    { c=c+prod; prod=la*lb; la=a[i]; lb=b[i];}
c=c+prod;
c=c+la*lb;
```

- Software pipelined loop requires a loop prologue and loop epilogue

## Preclass 4

### Revisit Day 14 Preclass 4

- ```
for (xptr=&x;xptr<XMAX;xptr++)
    res[i]=sqrt(x[i]*x[i]+y[i]*y[i]+z[i]*z[i]);
```
- <XMAX;xptr++; yptr++; zptr++; ld x; ldy; ldz; x[i]<sup>2</sup>; y[i]<sup>2</sup>; z[i]<sup>2</sup>; x[i]<sup>2</sup>+y[i]<sup>2</sup>; +z[i]<sup>2</sup>; sqrt; res[i]
  - What resources would it take to achieve each II by resource bound?

| II | Ld | St | * | + | inc | sqrt |
|----|----|----|---|---|-----|------|
| 3  |    |    |   |   |     |      |
| 2  |    |    |   |   |     |      |
| 1  |    |    |   |   |     |      |

## Revisit Day 13 Preclass 4

- Schedule for II=3 (work back from res store)
- <XMAX;xptr++; yptr++; zptr++; ld x; ldy; ldz; x[i]<sup>2</sup>; y[i]<sup>2</sup>; z[i]<sup>2</sup>; x[i]<sup>2</sup>+y[i]<sup>2</sup>; +z[i]<sup>2</sup>; sqrt; res[i]

| Cycle | Br | ALU | Mpy | RP | WP    | Incr | Sqrt |
|-------|----|-----|-----|----|-------|------|------|
| 0     |    |     |     |    |       |      |      |
| 1     |    |     |     |    |       |      |      |
| 2     |    |     |     |    | res 0 |      |      |

## II=3

| Cycle | Br | ALU  | Mpy | RP     | WP   | Incr   | Sqrt  |
|-------|----|------|-----|--------|------|--------|-------|
| 0     | <  | +z0  | x2  | x[i] 3 |      | xptr 4 |       |
| 1     |    |      | y2  | y[i] 3 |      | yptr 4 | sqrt0 |
| 2     |    | x+y1 | z2  | z[i] 3 | res0 | zptr 4 |       |

| Operations                     | Instance |
|--------------------------------|----------|
| Incr                           | +4       |
| ld                             | +3       |
| x <sup>2</sup>                 | +2       |
| x <sup>2</sup> +y <sup>2</sup> | +1       |
| +z <sup>2</sup>                | +0       |
| sqrt                           | +0       |
| st                             | +0       |

## II=2

| Cyc | Br | ALU  | Mpy | Mpy | RP | RP | WP   | i  | i  | sqrt  |
|-----|----|------|-----|-----|----|----|------|----|----|-------|
| 0   | <  | x+y1 | x2  | y2  | x3 | y3 |      | x4 | y4 | sqrt0 |
| 1   |    | +z1  | z2  |     | z3 |    | res0 | z4 |    |       |

| Operations                     | Instance |
|--------------------------------|----------|
| Incr                           | +4       |
| ld                             | +3       |
| x <sup>2</sup>                 | +2       |
| x <sup>2</sup> +y <sup>2</sup> | +1       |
| +z <sup>2</sup>                | +1       |
| sqrt                           | +0       |
| st                             | +0       |

## II=1

| Br | A       | A       | M  | M  | M  | RP | RP | RP | W            | i  | i  | i  | sq           |
|----|---------|---------|----|----|----|----|----|----|--------------|----|----|----|--------------|
| <  | +y<br>3 | +z<br>2 | x4 | y4 | z4 | x5 | y5 | z5 | Re<br>s<br>0 | x6 | y6 | z6 | xy<br>z<br>1 |

| Operations                     | Instance |
|--------------------------------|----------|
| Incr                           | +6       |
| ld                             | +5       |
| x <sup>2</sup>                 | +4       |
| x <sup>2</sup> +y <sup>2</sup> | +3       |
| +z <sup>2</sup>                | +2       |
| sqrt                           | +1       |
| st                             | +0       |

Penn ESE532 Fall 2018 -- DeHon

31

## Software Pipelining

- Observe
  - For cases without loop dependencies,
  - if willing to mix any number of loop instances,
  - can achieve resource bound
- May require more registers to hold state

Penn ESE532 Fall 2018 -- DeHon

32

## More Registers Example

- May require more registers to hold state
  - Implement:  $Y = a * (b + c * (d + e))$
  - $r1 = d + e; r1 = c * r1; r1 = b + r1; r1 = a * r1;$
  - $r1 = a * r2; r2 = b + r3; r3 = c * r4; r4 = d + e$

Penn ESE532 Fall 2018 -- DeHon

33

## Compare to Day 14 (no software pipelining)

- [for preclass 4]
- One of each operator: II=8
  - Software pipelined 3
- Latency lower bound (roughly II=1 hardware here)
  - II=7
  - II=2.5 for unroll 4 iterations (10 cycles)
  - Software pipelined 1

Penn ESE532 Fall 2018 -- DeHon

34

## Lessons

- VLIW provides rich area-time tradeoffs
- Pipelining not just for hardware
  - Already seen for coarse operation pipelining, even with processors
    - Process- or thread-level parallelism
  - Now see for ILP (instruction-level parallelism)
  - Necessary to achieve  $II < \text{Latency Bound}$

Penn ESE532 Fall 2018 -- DeHon

35

## Automation

- Good compiler should do this for you
- Worth understanding to reason about II should achieve
- If compiler not achieving, hint may need to check if there's a dependency the compiler thinks exists
- Gives you an idea of how to disambiguate for the compiler

Penn ESE532 Fall 2018 -- DeHon


36

# Looping

(if time permits)


# Loop Overhead

- Can handle loop overhead in ILP on VLIW
  - Increment counters, branches as independent functional units




# VLIW Loop Overhead

- Can handle loop overhead in ILP on VLIW
- ...but paying a full issue unit and instruction costs overhead




# Zero-Overhead Loops

- Specialize the instructions, state, branching for loops
  - Counter rather than RF
  - One bit to indicate if counter decrement
  - Exit loop when decrement to 0




# Simplification



# Zero-Overhead Loop Simplify

- Share port – simplify further




## Zero-Overhead Loop Example (with software pipelining)

repeat r3:

addi r5,#4,r5; ld r4,r5

addi r4,#4,r4; ld r6,r7

add r9,r8,r8; mul r6,r7,r9



Penn ESE532 Fall 2018 -- DeHon

43

## Zero-Overhead Loop

- Potentially generalize to multiple loop nests and counters
- Common in highly optimized DSPs, Vector units

Penn ESE532 Fall 2018 -- DeHon

44

## Big Ideas:

- Pipelining of data processing useful for software scheduled on processors
  - VLIW (and pipelined, superscalar)
  - Not just hardware pipelines

Penn ESE532 Fall 2018 -- DeHon

45

## Admin

- P1 – should have feedback on Part 4
  - Incorporate that in your thinking for P2
- P2 due Friday
- Will need ethernet cable for P3
  - get one ethernet cable per team

Penn ESE532 Fall 2018 -- DeHon

46